.comment arachne-pnr 0.1+203+0 (git sha1 7e135ed, g++ 4.8.4-2ubuntu1~14.04.3 -O2) .device 1k .io_tile 1 0 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 2 0 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000001100 000000000000000100 000101011000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 3 0 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000001100000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 4 0 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 5 0 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 6 0 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000100 000000000000001000 001000000000000000 000000000000000000 000000000000000000 000011110000000000 100000000000000000 000000000000000000 000000000000000000 000000000000000001 000000000000000000 000000000000000000 .io_tile 7 0 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000001100 000000000000001000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000010000000000000 000001010000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 8 0 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 9 0 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 10 0 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 11 0 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 12 0 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 0 1 000000000000000000 000000000000000000 000100000000000000 000000000000000000 001100000000001100 000100000000001100 000100000000000000 000100000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000010000000000000 000001010000000000 .logic_tile 1 1 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 2 1 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .ramb_tile 3 1 000000000000000111000000001000000001000000 000000000000000000000000000011001101000000 001000000000000000000011010000000001000000 000000000000000000000011011011001101000000 010000000000000000000111000000000000000000 110000000000000000000100000011001110000000 000000000000000011100000000111100000000001 000000000000000000100000000111000000000000 000000000000001000000011100000000000000000 000000000000001011000000001111000000000000 000000000000000000000111010000000000000000 000000000000000111000111000001000000000000 000000000001110001000111001000000000000000 000000000001000111100000001001000000000000 010010000000000001000000001000000000000000 110001000000000000100000001001000000000000 .logic_tile 4 1 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 5 1 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 6 1 000000000000100000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 7 1 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000100000000000000000000000000000000000000000 000000000001010000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000001010000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000010000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 8 1 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000100000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000100000000000000000000000000000000000000000000000000 000001000000000000000000000000000000000000000000000000 000000100000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000001000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 9 1 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .ramb_tile 10 1 000000000000000000000000001000000000000000 000000000000000001000000001111001000000000 001000000000000000000000001000000000000000 000000000000101001000000000011001100000000 110000000000000000000000001000000001000000 010000000000000000000000000001001011000000 000000000000001000000010000111000000001000 000000000000001101000000001011000000000000 000000000000000111000010010000000000000000 000000000000001001000111110011000000000000 000000000000000001000010001000000000000000 000000000000001001100010001011000000000000 000000000000000011100000001000000000000000 000000000000000000000000001011000000000000 110000000000000000000011001000000000000000 010000000000000000000000000101000000000000 .logic_tile 11 1 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000110000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 12 1 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .io_tile 13 1 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 0 2 001000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000011000 000000000000010000 000000000000000000 000000000000000000 .logic_tile 1 2 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000010000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000001000000000000000000000000000000000000000000000000 000010100000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 2 2 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000010000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .ramt_tile 3 2 100010110000000111100000000000000000000000 000001010000000111100011100111001000000000 001000010000000000000000011000000000000000 000000010000001001000011011111001000000000 010000100000000000000010000000000001000000 110000000100000000000000001001001000000000 000110000000001011000000001011100000000001 000100000000000011100000000011000000000000 000000000000000000000000001000000000000000 000000000000000000000000001001000000000000 000000100000000011100000001000000000000000 000001000000000001000000000101000000000000 000000000000000011100000001000000000000000 000000000000000000100000000101000000000000 110000000000000111000000011000000000000000 110000000000000111100011000111000000000000 .logic_tile 4 2 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000011000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 5 2 000000001010000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000100000000010000000000000000000000000000000000000000 000000000000100000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000100000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 6 2 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 7 2 000000000000000000000000000000000000000000000101000000 000000000000000000000000000101000000000010000001000000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000111100000000000000000000000000000000000 000000000000000000100000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 8 2 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000001010000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 9 2 000000001000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000010000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .ramt_tile 10 2 100000010000000000000000001000000001000000 000000010000000000000011000011001101000000 001000010000001000000000010000000001000000 000000010000000111000011110101001110000000 110000000000000000000011100000000001000000 110000000000001001000010000111001001000000 000000001100000000000000001101000000000000 000000000000000000000000001111100000000000 000000000000000000000000001000000000000000 000000000000000000000000000111000000000000 000000000000000000000000000000000000000000 000000000000000011000010001101000000000000 000000000000000001000111100000000000000000 000000000000001001000000001001000000000000 010000000000001001000000000000000000000000 010000000000000011000010000111000000000000 .logic_tile 11 2 000000000000010000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000010100000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000010000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000010000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 12 2 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .io_tile 13 2 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 0 3 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .logic_tile 1 3 000000000000000000000110010101100000000000001000000000 000000000000000000000010000000000000000000000000001000 001000000000001000000000000000000001000000001000000000 000000000000000001000000000000001011000000000000000000 111000000000000000000000000000001000001100111100000000 110000000000000000000000000000001001110011000000000000 000000000000001000000000000000001000001100110100000000 000000000000000001000010110000001001110011000000000000 000000000000000000000000000011100001001100110100000000 000000000000000000000000000000001000110011000000000100 000000000000000011100000000000000000000000000000000000 000000000000000000100000000000000000000000000000000000 000000000000000000000010000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 110000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 2 3 000000000000000000000000000000000000000000000000000000 000000000000000000000011100000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000000000000000001000000000000000000000000000000000000 010000000000000000000011100101000001000001010100000000 110000000000010000000011011001101000000001100000000000 010100000000000000000000000000000000000000000000000000 010100000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000010000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .ramb_tile 3 3 010000001110001000000011101000000001000000 000000000000001011000000000001001011000000 001000000001010000000111000000000001000000 000000000000000111000100001001001001000000 110010100001000000000111000000000000000000 010000000000100111000000000001001110000000 000010100000000011100011000111100000000000 000001000110000000100000000101000000000000 000000100001000111000000010000000000000000 000001001010100000000011011101000000000000 000000000000000000000000010000000000000000 000000000000000000000011010011000000000000 000000000000001001000000001000000000000000 000000000000001011000000001011000000000000 010000000000000001000000000000000000000000 110000000000000000000000000111000000000000 .logic_tile 4 3 000000000000000000000011001000000000000010000000000000 000000001110000000000111100001000000000000000010000000 001000000000000000000000000000000000000000000000000000 000000000000000001000000000000000000000000000000000000 010000000001000000000000000000000000000000000000000000 010000000000000000000000000000000000000000000000000000 010000000000000011100000000000000000000000000000000000 010000001010000000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000100000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 010000000000010000000000000000000000000000000100100000 110000000000100000000000001001000000000010001000000000 .logic_tile 5 3 000000000100000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000001000000000000000000000000000000000000000 000000000000001101000000000000000000000000000000000000 001000000000000000000000000000000000000000000110000001 000000000000000000000000000101000000000010000000000100 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000100000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000010000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 6 3 000000001010000011100110101011000000000000000000100000 000000000100010000000100000001000000000001000000000000 000000000100000011100010101111101100010000000001000000 000000000000000111000100001111101000000000000001000110 000001000110010011000110000001011001100101100000000001 000000000000101101100010001101111011100110010000000001 000000000001010001100110000111011011010111000000000000 000000000000100000000000000101101000111111000000000000 000000001110000001000000000111101011100100000000100111 000000000000011001100000000111111111100000000000000100 000000000000000000000000000111011101111100100010000100 000000000000000001000000001101001111111100000000000100 000000000000000011100111100111101011101110110011000011 000000000000000000100000000111111111110111110000000011 000000000000000000000111000111101010010110110000000100 000000000000000000000111110001101011010010110000000010 .logic_tile 7 3 000001000001010000000010010101011101100101100001000001 000010000000000101000010001101011011100110010000000000 000100000000000001100000011001111001110111100000000000 000000000000000111000010000101101000110110100000000001 000000000110001111100110011001000000000010110000000000 000000000000001111100011110001101010000010010000000000 000010000000001101100110110001011011010111000000000000 000000000000000001000010110111001011111111000000000000 000000000010000000000111100101011110110101110000000000 000000000000001001000100001111101100111100110000000000 000000000000000000000010100011101100000000000010000000 000000000000001011000100001011001011100000000000000101 000000000000000000000111100001001101110101110000000000 000000000000001101000100001001111100110110110000000000 000000000000000000000000000111011100111100000000000000 000000000000001011000000001001101011011100010000000111 .logic_tile 8 3 000000000000000000000110001101011100011100110000000000 000000000000000011000010111001011011010100100000000000 000110100000000101100110101101000001000000010000000000 000000000000000111000011000101101101000000000000000000 000000000000000001100011010111000001000011010001100000 000100000000000011000011110101001101000011110000000000 000000000000000101100110101001001100011100110000000000 000000000000001011000011001101001011010100100000000000 000000000000001011100011101001000001000011010000000110 000000000000000111000111111111101110000011110000000000 000000000000000000000111111011001001010010100000000000 000000000010000000000110000001111001110011110000000000 000000000000001000000000001111101101010010100000000000 000000000000000001000000000101001011110011110000000000 000000100000001001100110001001100000000000010000000000 000000001000000111000000000101001101000000000000000000 .logic_tile 9 3 000000000000001111000000001011000000000001010001000000 000000000000001111000000001011101000000010010000000000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000110000000000000000000000000000000 000000000000000000000100000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000100000000000101100110100001000000000001010000000000 000000000000000000100000001101001000000010010001000001 000000000000000000000000000000000000000000000000000000 000000000010000000000010000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000100100000 000000000000000000000000000011000000000010000001000000 .ramb_tile 10 3 010000000000000111000000000000000001000000 000000001100001001000000001111001000000000 001000000000001001000000001000000000000000 000000000000001101100000000011001000000000 010000000000000000000010000000000000000000 110000000000000000000100000111001000000000 000000000000000000000111000101100000000000 000000000000000000000000001011100000000000 000000000000000000000010000000000000000000 000001001110000001000000000011000000000000 000010000000000001000010001000000000000000 000000000000000001000110011011000000000000 000000000000000111100011001000000000000000 000000000000000000100000001011000000000000 110000000000000000000000001000000000000000 010000000000000000000000000001000000000000 .logic_tile 11 3 000010000000000000000000000000000000000000000000000000 000001000000000000000000000000000000000000000000000000 000000000001000000000000000000000000000000000000000000 000000000000100000000000000000000000000000000000000000 000010000000000000000000000000000000000000000000000000 000000001100000000000000000000000000000000000000000000 001000100000000000000000000000000000000000000000000000 000001001000000000000000000000000000000000000000000000 000000000000010000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000001010000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 12 3 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000100000000000000000000000000000000000000000 000000000001000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .io_tile 13 3 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000001 000000000000000000 000000000000000000 .io_tile 0 4 000000000000000000 000000000001100000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000001000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .logic_tile 1 4 010000000000100101100000000101111000111100010010000000 000000000001010000100011110101101011111100000000000000 001000000000000001000000010001100000000001000010000000 000000001110000001000010000001000000000011000000000010 010000000000000101100010100000000000000000000000000000 010000000000000000100000000000000000000000000000000000 010000000000000011100000010000000000000000000000000000 010000000000000000100010000000000000000000000000000000 010000000000000000000000001001000001000001110000000000 011000000000000000000000000101001000000000110000100000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000100000000000000000000001000000000000010000100000000 000000000000010000000000001001000000000000000000000000 110000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 2 4 010000000000000000000000000000000000000000000000000000 000000000000000000000010100000000000000000000000000000 001000000000000001000000001101100001000001010100000000 000000000000000000000000000011101000000001100000000000 010000000000000000000111000000000000000000000000000000 110000000000000000000000000000000000000000000000000000 000000000000000000000110000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 010010000000000000000011100000000000000000000000000000 011000001110000000000100000000000000000000000000000000 000000100000000011100000000000000000000000000000000000 000001000000000000100000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000010100000000000000000000001000001000001010100000000 000001000000000000000000001011101000000001100000000000 .ramt_tile 3 4 100000010010010111100000000000000001000000 000000010000000000100000000101001111000000 001000110000001011100000001000000000000000 000001010000000011000000001101001000000000 110000000001010111100000000000000001000000 110000000110000000000000000011001100000000 000000000001010000000000011111000000000000 000000000100000111000011000001000000000000 000010000000000000000000000000000000000000 000000000000000111000011101011000000000000 000000000001011000000000011000000000000000 000000000000001111000011000111000000000000 000000000000000001000111101000000000000000 000001000000000000100000001011000000000000 010000000001011000000111001000000000000000 010000000000100011000100000101000000000000 .logic_tile 4 4 010000000000100000000110110011000000000001010000000000 000000000001010000000011001001101100000010010000000001 001000000010000001000000000000000000000000000000000000 000000001100000000000000000000000000000000000000000000 010000000000000000000111001001000000000001010000000000 110000000100000000000100001101101100000010010000000000 000101000000000000000111000000000000000000000000000000 000110100000000000000100000000000000000000000000000000 010000000001011000000110000000000000000000000000000000 011000001100000011000100000000000000000000000000000000 000000000000000000000000001000000000000000000100000000 000000000100000000000000000001000000000010000001000000 000000000001010000000000000000000000000000000000000000 000000000000100000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000010000000000000000000000000000000000000000000000000 .logic_tile 5 4 010000000000001000000000010101111000010111000000000000 000000000000000001000010100011101111111111000000000000 001010100000001001100111100001111011010111000000000000 000001000000000001100000000111001001111111000000000000 000000000000001001100000010101011101100101100001000000 000000000000000101000010100101011011100110010000000100 000000000000000001100110010001000001000010010001000000 000000000000000000100110001101001101000010100000000000 000000000000101000000000000000000000000000000110000000 000000000000000101000000000111000000000010000000000011 000000000000000000000110100000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000001011100011000000000000000000000100000100 000000000001000101100000001001000000000010000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 6 4 000000000000000001100010001001000000000001000000000010 000000000000000000000010101101100000000000000000100011 000000000000000011100000011011011111010111100000000100 000000001100000000100011001011001110110111100001000110 000000000100000101000010010101111100011100110000000000 000010000000000000000110000101101001010100100000000000 000000000110001001100010100111100000000001000001000000 000010000000000001000110100001100000000000000000000100 000010100000000000000011110011000000000001000000000000 000000000000000111000010100011100000000000000000000000 000000000000000011100010101001000001000000010000000000 000000000000000000100100000001101100000000000000000000 000000000000000000000000001101000000000011010001000000 000000000000000000000000000101101101000011110000000000 000000000000000001000011001001101011010000000000000100 000000000000001101000100000111111010000000000000000100 .logic_tile 7 4 010001001000000111100000001011111011010010100000000000 000000100000000000100000000101111011110011110000000000 000000000000011001100011010001111000101100000001000000 000001000000000011000011100001101011001100000000000000 000000001010001000000110001101111101010010100000000000 000010001010000001000011100101001011110011110000000000 000010000000000101000010110011101100011100110000000000 000000000001000001000010000011111101010100100000000000 000000000000100001110011101111011001010010100000000001 000000000001000000100111100101011011110011110000000000 000000000001110101100111011111000000000000010000000000 000000000001100000000110010111101111000000000000000000 000000100000001000000011100111011110001100110000000000 000010000000000011000111100000111111110011000000000000 000001000000001000000000001101000000000011010010000101 000000100000001001000010000001101010000011110000000000 .logic_tile 8 4 001000000000000000000011000101100000000000001000000000 000000000000000000000110000000100000000000000000001000 000000001000001111100000010001100001000000001000000000 000000000000001111100011100000101111000000000000000000 000000000000000011100011100101001000001100111000000000 000000000000000111100011010000101010110011000000000000 000000000000000000000000000101001000001100111000000000 000000000000000000000011100000101010110011000000000000 000000000000101011000000000011001000001100111000100000 000000000001011001100010010000001101110011000000000000 000000000001010111100000000001101001001100111000000000 000000000000100000100000000000001000110011000000000000 000000100010000000000000000011101000001100111000000000 000001000000000000000000000000001100110011000000100000 000000000000000000000000010001001000001100111010000000 000000001000000000000011100000101001110011000000000000 .logic_tile 9 4 010010000000000000000000000101100001000000010001000000 000000000000001001000010000001001100000000000000000000 001000000000000000000010101011011101011100110001000000 000000000000000000000111000011001010010100100000000000 010000000000000000000110000111101101010010100001000000 110000000010000000000000001011011010110011110000000000 000001100000000111100000000001100000000000000000000000 000011100000001011100011010011100000000001000000000000 000000001010000011000111100101100000000011000000000010 000000000000001111000111101001100000000000000000000000 000000000000001001000000001001000000000000000110000010 000000000000001101000000001001100000000011000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000001000000000000000000000000000000000000000 000000000000000001000000000000000000000000000000000000 .ramt_tile 10 4 100000010000000000000000010000000001000000 000000010000001001000011110011001101000000 001000011100000000000000000000000001000000 000000010000000000000000000101001010000000 010000000000000000000000000000000000000000 010000001010000001000010010111001101000000 000000000000001000000000001111000000000000 000000000000000011000000001011100000010000 000000000000000000000000011000000000000000 000000000000000011000011100111000000000000 000000000000001000000010000000000000000000 000000000000000111000110011101000000000000 000000000000000001000011100000000000000000 000000000000000001100000000001000000000000 110000000000000001000000000000000000000000 010000000000000000100000000111000000000000 .logic_tile 11 4 000010000000000000000000000000000000000000000000000000 000000001100001011000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000001000000011000000000000000000000000000000000000 000000000000000000000000001101100000000011010000000010 000000000000000000000000000001101000000011110001000001 000000000000000000000000000000000000000000000000000000 000000001010000000000011000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000010100000000000000000000000000000000000000000000000 000000000010000000000000000000000000000000000000000000 .logic_tile 12 4 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000100000000000000000000000000000000000000000 000000000001000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .io_tile 13 4 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 0 5 001000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .logic_tile 1 5 010000000000000111100000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 110000000000000000000000000000000000000000000000000000 110000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000100000100 001000000000000000000000000001000000000010000000000000 000000000000000000000010000000000000000000000000000000 000000000000000000000100000000000000000000000000000000 110000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 2 5 010000000000001101000111100000000000000000000000000000 000000000000001111000100000000000000000000000000000000 001000000000001001000000000001100001000001010101000000 000000000000000001000010001001001000000001100000000000 110000000000000000000000000000000000000000000000000000 110000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 010000000000000000000000000001000001000001010100000000 011000000000000000000000000001001001000001100000000000 010000000000000000000000000000000000000000000000000000 010000000000000000000000000000000000000000000000000000 000000000000000000000011100000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .ramb_tile 3 5 010000000000000111000011100000000000000000 000000000000000111000100000011001111000000 001000100000010000000000010000000001000000 000001000000100000000011011011001101000000 010011001110000000000111001000000000000000 110010100000000000010000000011001110000000 000000000000000000000000001001000000000000 000000000000000000000000000111000000000000 000000000001000000000011101000000000000000 000000000000000111000000001111000000000000 000000000000001000000111000000000000000000 000000000000000011000100000001000000000000 000000000000000001000111001000000000000000 000000000100000000100000001001000000000000 110000000000000101000111000000000000000000 110000000000000111000000001001000000000000 .logic_tile 4 5 010000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000000000000000001000000000000000000000000000000000000 110000000010000000000000000000000000000000000000000000 010000000000000000000000000000000000000000000000000000 010000000000001000000000000000000000000000000000000000 010000000000000001000011000000000000000000000000000000 000000000000000000000000000101100001000001010100000000 001000000000001011000011100011101000000001100000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000001000000000101100001000001010100000000 000000000000000000100000000111001000000001100001000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 5 5 010000000000000111000011100001011000100101100010000000 001010000000010000000000001101111110100110010000000001 001000000000000000000110000000000000000000000000000000 000000000000000000000100000000000000000000000000000000 000000000000000000000110000000000000000000000000000000 000000000000000000000010000000000000000000000000000000 000100000000000001100000001101100000000010100000000000 000100000001010000000000000111001011000001100000000000 000000000000001000000000000000000000000000000100100001 000000000000000011000000000011000000000010000000000011 000001000000000000000000000000000000000000000100000000 001000100000000000000000001001000000000010000000000001 000000000000000001000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000100000000 000000000000001011000000000001000000000010000010000011 .logic_tile 6 5 010000000100001001000011010101100000000011010000000001 001000000000010101000111011101101111000011110000000100 000000000000000001000110100101101111111100000001000010 000000000110000101100000001001101010011100000000000000 000000001110001011100110000000000000000000000000000000 000000000000000011100000000000000000000000000000000000 000000001111000011100110110001000000000000010000000000 000000000000100101000010000101001000000000000000000000 000000000110000001100000011111101100000000000000000000 000000000000000000000011100101101101100000000000000010 000010100000000000000000000001101111000000000000000100 000000000000000000000000001001001001100000000000000101 000100000100000101000110100111011000011100110000000000 000110000000000011000000001001001000010100100000000000 000000000000000000000000011101000001000000000001000000 000000000000000000000010011001001010000000010000000000 .logic_tile 7 5 010011100000101111100011010101011101010010100000000000 000001000001000011100011001001001001110011110000000100 000000000000001000000111110011001111010010100000000000 000000000000010011010111001101111011110011110000000000 000000000100000011100110010111101001010010100000000000 000000001110000111000111001001111001110011110000000000 000000000000001011100110010011001011010010100000000000 000000001010000001000011001101011011110011110000000000 000001000110100111100000000011000000000000010000000000 000000100000001111100011110101001000000000000000000000 000000000001000101100000001101100000000011010000000100 000010100000100000000000000101101111000011110001000000 000000000000000000000110110001111111010010100000000000 000000000001010000000010001001101001110011110000000000 000010101000001000000000000101111000011100110000000000 000001000000000101000010110001001100010100100000000000 .logic_tile 8 5 010010000000001011100011000001001001001100111000000000 000000000000010011100011110000001000110011000000010000 000000000000001111000111100011101000001100111000000100 000000000000001001000111100000001001110011000000000000 000010000000010000000000000001101000001100111001000000 000011100000100000000000000000101110110011000000000000 000000100000000111100000000001001000001100111000000000 001001000000000000000000000000001111110011000000000000 000010100000000111100011000011001001001100111000000000 000000000000000000000000000000001111110011000000000000 000000000000000000000011100001001001001100111000000000 000010100000001001000100000000101101110011000000000000 000010100000000101000000000011001001001100111000000000 000000000000000000000011110000101010110011000000000010 000000001001000000000111100001101001001100111000000000 000000000000000000000000000000101000110011000000100000 .logic_tile 9 5 010000000000001001000110000001000001000011010001000100 000000000000001111100011100001101000000011110000100100 000000000001011011100111111111000000000001000000000000 000000000000100001100110001101100000000000000001000000 000000000000100111000000001011100000000011000001000000 000000000000001101000010000111000000000000000010100000 000100100000000001000000010011001010011100110000000000 000000000000000000100010110011001110010100100000000000 000000000000001111100010000001011001010010100000000000 000000000000000111100111111011001101110011110000000000 000000000000001001100000000001100000000010010000000000 001000000000000111000011110101101101000010100000000000 000000000000000101000011001001101010010111000000000000 000000000000001111100111110011111001111111000000000000 000001001110000001000000000101101111010010100000000000 001000101110000000000011111111001111110011110000000000 .ramb_tile 10 5 010010100000001000000000001000000000000000 000000000000001111000000001111001011000000 001000000000000000000000001000000001000000 000000001000001001000000000011001110000000 110000000000000000000010001000000001000000 010000000000000000000110010001001011000000 000000000000000000000010000001000000000000 000000001000000000000000001101000000000000 000000000000000000000000010000000000000000 000000000000001001000011110011000000000000 001000000000000001000010001000000000000000 000000000000001001100010001011000000000000 000000000000000000000000001000000000000000 000000000000000000000000001011000000000000 110000000000001000000110111000000000000000 010000000000001011000111111111000000000000 .logic_tile 11 5 010000000000000011000011110000000000000000000000000000 000010100000001111100111000000000000000000000000000000 001000100000000011000000000001100001000000100000100000 000000000000001001100000000001001000000000000000000010 010001100001010000000011100000000000000000000000000000 010011000000100000000010110000000000000000000000000000 000000000000010000000000000000000000000000000000000000 000010000000000000000000000000000000000000000000000000 000000000000000000000000000001000000000000010000000000 000000000110000000000000000001101011000000000001000000 000000000000000000000000000000000000000000000100000000 000000000000000000000000001101000000000010000000100000 000000000000010000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 001000001100000000000000000000000000000000000000000000 .logic_tile 12 5 010000000000000000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000010000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000001000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 001000001100000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .io_tile 13 5 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 0 6 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .logic_tile 1 6 000000100000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 010000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000001100000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 2 6 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000001000000000000000000000000000000000000000 000000000000001011000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000010000000000000000000000000000000 000000000000000000000100000000000000000000000000000000 000000000001000000000000001011100000000001000000000100 000000000000000000000000000001100000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .ramt_tile 3 6 100000010000000000000111100000000001000000 000000010000000111000111100011001011000000 001000010000000000000000011000000000000000 000000010000001001000011001111001001000000 010000000000000111000010000000000001000000 110000000110000000100000000001001000000000 000000000000001000000111000101000000000000 000000000000000011000100000011000000000000 000000000000001011100000000000000000000000 000000000000000011100000001001000000000000 000000000000000011100000001000000000000000 000000000000000000100000000101000000000000 000000000000100000000000001000000000000000 000000000001010000000000001001000000000000 110000100000000101100000011000000000000000 110001000000000000000011000011000000000000 .logic_tile 4 6 000010100000001000000110100000000000000000000000000000 000010100000000011000000000000000000000000000000000000 001000000000000000000000000111100000000010100001000000 000000001110000000000000001001101010000001100000000000 000010100000001000000000000000000000000000000000000000 000000000000000011000000000000000000000000000000000000 000000000000000000010000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000010100011000000000010100000100000 000000000000001011000100001111101000000001100010000000 000000000000000000000000000000000000000010000000000000 000000000000000000000000000000000000000000000001000000 000000000000000000000110000000000000000000000100000011 000010000000000000000100000011000000000010000000000001 000100000000000000000011100000000000000000000000000000 000100000000000000000000000000000000000000000000000000 .logic_tile 5 6 000000100001101001100110000111100000000001000000000000 000001000001110011000011011011000000000000000000100100 001000000000010011000111010001111011010111000000000000 000000000000000000000010100011111010111111000000000000 000000000000000101100000010001000001000010100000000000 000000001010000000000010000101101110000010010000000000 000000000000100000000010000001011011010111000000000000 000000000010111111000000000011111101111111000000000000 000000100000000111100010000001100000000001000000100000 000001000100000000000010001011100000000000000010000000 000000000000010000000011110001011110100101100000000100 000000000000000101000111110001001101100110010010000000 000000000000000000000000001101000000000011000000100100 000000000000000000000000001011100000000000000000000000 001000000001110111110000001011100000000010000100100000 000000000001000011000000000001000000000000000000000000 .logic_tile 6 6 000001000000101001100000001001000001000010100000000000 000010100000011011000011110001001001000010010000000000 001000000000000000000011010011011011010111000000000000 000000101010001011000111000011011111111111000000000000 000000000000101000000110000111100000000011000000000000 000000000101000001000000001001000000000000000000000011 000000000000001011100111010111101111011100110000000000 000000000010000001000010011011101001010100100000000000 000000000001000001000011101001100000000000010000000000 000000000000101111000000000101101110000000000000000000 000011100000010000010000001101000001000011010000000100 000010000000100000000000000101101011000011110000000111 000000000000001111000000000101000000000011000000000100 000000000000000111000000001001000000000000000000000010 000100000001100000000110110001000000000010000110000000 000100000000001101000111110111000000000000000000000000 .logic_tile 7 6 000001000000101111100010000001100001000000010000000000 000010000001011111100111110001001101000000000000000000 000000001101000011100011110111101011100101100000000100 010000000000100111100111010111111001110001100000000000 000000000000001101000110011101011101011100110000000000 000000000000001011000010001001001010010100100000000000 000000000000000011110110010011101111101100010000000000 000000000100000000100011011001011101101100100000000000 000000000000001000000000000101000000000011010010000000 000000000000000001000000000011101010000011110000000010 000000001110000001000111101101100001000011010001000000 000000000000000111100110011111101110000011110001000000 000000000000001000000111100001000001000000010000000000 000000000000001011000100000001001000000000000000000000 000001000000001000000111111001011000011100110000000000 000000000000000101000110001101101000010100100000000000 .logic_tile 8 6 000000000000000011000111010101101001001100111000000000 000000000000000000100011010000001110110011000000010000 000000100000000001100011110000001000001100110000000000 000001000110000000000011000000000000110011000000000000 000000001110000011100110010001100000000011010010000010 000000000001010101000011011101001010000011110000000001 000000000000000101000111111111100001000000010000000000 000000000000001001100011000011101101000000000000000000 000001001101010001000000001001001000010010100000000000 000000100000100000000010011001011001110011110000000000 000100000000000111000111001101111011011100110000000000 000100000000000000100100001001101111010100100000000000 000000000001000101100000001011001010010010100000000000 000000000000100000100000001001001001110011110000000001 000000000000000101100111111011001110010010100000000000 000000000000000000000111101101101011110011110000100000 .logic_tile 9 6 000000000001011000000110010001000000000001010001000000 000100000000101111000111101111101000000010010000000000 001000000001010000000111111001000000000011000001000000 000000000000101001000110001011100000000000000000000100 110000000000001111100111100111011111011100110001000000 100010001010010101100100000111101010010100100000000000 000000001101010001100000001001100000000011000001000001 000010000000001101000000001011100000000000000000000000 000010100000000000000000000111101010010010100000100000 000010000111010000000011011101101010110011110000000000 000010100001000000000111101001100000000011000000100000 000001000000100000000000001011000000000000000000000000 000000000000000001000010100101100001000010010000000000 000000001100000000100011111011001110000010100000000000 000000000000000111100000011000000000000000000100000010 000000000000000011000010111001000000000010000000000001 .ramt_tile 10 6 100001010000011000000000001000000001000000 000000010000101111000010000011001101000000 001000010000010000000000010000000000000000 000000010000101001000011100101001100000000 010001000000000000010000000000000001000000 010010000000001001000010000111001001000000 000001000000000000000010001001000000000000 000010100110000000000000001011000000000000 000000000001110011100000001000000000000000 000000000000110000000000000111000000000000 000000000001111000000010000000000000000000 000000000001111101000010001101000000000000 000000000011010001000000001000000000000000 000000000000101001000000001101000000000000 010000000000000001000000000000000000000000 010000000000000000000000000111000000000000 .logic_tile 11 6 000011000000011000000110101001000000000010100000000000 000001100000000011000000001111101100000001100000000000 001010000000000111100111100011100001000010100000000000 000000001010001011100111010111001011000010010001000000 000000000000000000000110000101000001000011010000000010 000000000000001011000000001101001000000011110000100110 000010100000000111100000011001100001000000010000000000 000000000000000011000011100001101001000000000000000000 000000000000001000000000000011101111010111000000000000 000001000110001111000000000001111110111111000000000000 000000001110001000000110000101100000000010000100000000 000000000000000001000000000111000000000000000000100000 000000000000011000000000000000000000000000000000000000 000000000000000001000010000000000000000000000000000000 000000000000000111010111001000000000000000000101000000 000001000000000000100000000101000000000010000000000001 .logic_tile 12 6 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000100000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000010000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000010000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .io_tile 13 6 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000001100000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000010000 000000000000000000 000000000000000000 000000000000000000 .io_tile 0 7 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .logic_tile 1 7 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 001000000000000000000000010000000000000000000000000000 000000000000000000000011110000000000000000000000000000 110000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000001000000000000000000101000000 000000000000000000000000001001000000000010000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000010000000000000000000000000000000000 .logic_tile 2 7 000010000000000000000000000000000000000000000100000000 000000001000000000000011001111000000000010000000100000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 010000000000000000000000000000000000000000000000000000 010000000000000000000000000000000000000000000000000000 000000000000001000000000000000000000000000000000000000 000000000000001101000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000001000000000000000000111000000 000000000000000000000000000101000000000010000000000000 000000000000000000000111100000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .ramb_tile 3 7 000000000000000000000011100000000000000000 000000000000000111000000000001001011000000 001000000000001000000111000000000001000000 000011100000000011000100001001001001000000 110000000001010000000111001000000000000000 010000000000000000000000000001001110000000 000010100000000001100111001111100000000000 000000000000000111100000000101000000000000 000000000000000000000000011000000000000000 000000000100000000000011011101000000000000 000000100000000111000000001000000000000000 000001000000000111000000000011000000000000 000000000000001001000000001000000000000000 000010000000000011000000000011000000000000 010000000000000101100000000000000000000000 110000000110000000100000000111000000000000 .logic_tile 4 7 000000000000000111100011100000000000000000000000000000 000000000001000000100100000000000000000000000000000000 001000000001000000000000000000000000000000000100000000 000000000000100000000000000001000000000010000000000010 110000000000000000000000000000000000000000000000000000 010000000000000000000000000000000000000000000000000000 001000000000010000000000000000000000000000000000000000 000001000000100000000000000000000000000000000000000000 000001000000000000000000010000000000000000000000000000 000000100000000000010011100000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000001010000000000000000000000000000000000000000 000010100000000000000000000000000000000000000100000100 000001000001010000000000001001000000000010000000000000 .logic_tile 5 7 001001100000001001000110001101000001000010010000000000 000011100000000011000000000011101101000010100000000000 001010000001010001000000000000000000000000000000000000 000001000000000000100000000000000000000000000000000000 110001000000000001000000010111011001010111000000000000 000010100000000000100010000101101011111111000000000000 000000000000000001000010010111111010010111000000000000 000000000000000000100011000001001101111111000000000000 000000000000000000000011100001000001000010010000000000 000000000000000000000000000001101101000010100000000000 000000100000001000000000011000000000000000000100000010 000001000000001011000011111101000000000010000000000000 000001000000000000000000000000000000000000000000000000 000000100000000000000010010000000000000000000000000000 000000000000000001000000001000000000000000000100000000 000000000000001111100000000111000000000010000000100000 .logic_tile 6 7 000000000000001000000111011111000000000001000000100001 000000000000000101000111000011000000000000000000000000 001000000110001101000000010001000000000011000000000000 000000000000000011000011100011000000000000000000000100 110100000000100000000000001101100001000000000000000010 110100000001010000000000000001101101000000010000100000 000000000000000000000000011011000000000001000000000001 000000000000000000000010000111000000000000000000000010 000000100000000111000011000001000000000001000010000101 000000001010001101000011101001100000000011000000000000 000000000000001000000000001001100001000000010000100011 000000000000001011000011001101001111000000000000000000 000000001110000000000111100011000001000000100000000000 000000000000000011000000001011101001000000000000000000 000100000101101000000000001000000000000000000100000001 000100001000101011000011000001000000000010000000000000 .logic_tile 7 7 000000000000001101100111001011100000000001000000000000 000010100110000001010010011001100000000000000000000001 001000000000000111100111011101101011100101100000100001 000000000000001101000111010101001001100110010000000000 000001000000011111100110011001000000000000010000000000 000000100000001011100010000011001000000000000000000000 000000000010001111100010000011001000011100110000000000 000000000000000001000000001001011000010100100000000000 000000000000001000000000000111100001000010100000000000 000000000000001011000000001111101011000001100000000000 000010000001011000000011000101000000000011010001000000 000001000000100011000000001101101010000011110000000000 000010000000000000000111101000000000000000000100000010 000001000000000000000100000001000000000010000010000000 000000000001000000000000001000000000000000000100000100 000000000000000000000011100001000000000010000000000000 .logic_tile 8 7 000000001111001011100110001011100000000000010000000000 000000000000000001100010000001001110000000000000000000 000010000000001000000011111111001000010000000000000000 000000000000001101000011100111111101000000000000000000 000100000000000011100111000111100000000011010001000000 000100000000001101100000000001101100000011110000100000 001111100001001011100110011101011010011100110000000000 000111000000001101100011101101001110010100100000000000 000000001100000011100111001001000000000011010000100100 000000000000001001000110011101101011000011110010000000 000000000001010001000000001011100000000001000000000010 000000000010101011000010001001000000000000000000000100 000000000000000011100010001001001101011100110000000000 000000000000001001000100001001001101010100100000000000 000000000000001000000000011011000000000000010000000000 000000000110001111000010000101101010000000000000000000 .logic_tile 9 7 000001000000001001010111111111100000000010010000000001 000010000000001011000111100101001100000001010000000000 001000000000001001000111110111100001000000110001000100 010000000000000111100011000001101011000000100000000000 110001000000000001010000010001001110100101100000000000 000010000000000111100011111001101110100110010000100010 000000000000000001100000011001001101000010000001000000 000000000000000000000011101001011000000000000000000000 000000100000001000000011000011101011010111000000000000 000001000000001111000111110101111001111111000000000000 000000000000000000000010000111111000010111000000000000 000000000000000000000100000001001101111111000000000000 001000000000001001000000010101101111000000000000100100 000000000000001111100011000101111111100000000000000100 000000000000000001010111100000000000000000000100000000 000000000000000001100100000101000000000010000000000010 .ramb_tile 10 7 000000000000000000000000000000000000000000 000000000000001001000010001111001011000000 001001000000001001000000001000000000000000 000000100000000011100000000011001110000000 010000000000000000000010001000000000000000 010000000000000000000010001101001000000000 000000000010000000000010000001100000000000 000000000000000000000000001101000000000000 000000000000000000000000000000000000000000 000000000000000001000000000011000000000000 000000000000010001000010001000000000000000 000000000000100001000110011011000000000000 000000000001010000000110101000000000000000 000010000000101101000100001011000000000000 110000000000000000000000001000000000000000 010000000000000000000000000001000000000000 .logic_tile 11 7 000010000000001001000011001011001001000010000000000000 000001000000000011100111011101111111000000000000000000 001010000000011111000110110011100000000010100000000000 000000000000011111000110000011001111000001100001000000 010000000000001000000010000101100000000001000000000011 110000000000000001000100001011100000000000000000000000 000010000000001000000011100011000001000010110000000000 000000000100000001000011000001001100000000110001000000 000000000000010001000011111001111110000010000000000000 000000000000001111100111010111011111000000000000000000 000000000000000011100000000000000000000000000000000000 000000000000000011100000000000000000000000000000000000 000000000000000000000010010001111111000010000000000000 000000000000000000000111110001101000000000000000000000 000000000000000111100011010001101001100000000100000000 000000000000000111100011000101111010000000000000000010 .logic_tile 12 7 000000000000000000000000000000000000000000000100000000 000000000000000000000000000011000000000010000001000000 001001000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 010000000000000000000000000000000000000000000000000000 000000001100000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000001000000000000000000000000000000000000000 000000001100001011000000000000000000000000000000000000 000001000000000000000000000000000000000000000000000000 000010100110000000000000000000000000000000000000000000 000000000000010000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000001000000000000000000000000000000000000000000000000 000000100000100000000000000000000000000000000000000000 .io_tile 13 7 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 0 8 000000000000000000 000000000001100000 000000000000000000 000000000000000000 000000000000001100 000000000000001000 001100000000100000 000000000000000000 000000000000000000 000000000000000000 000010000000000000 010010010000000000 000000000000000000 000000000000000001 000000000000000000 000000000000000000 .logic_tile 1 8 000000001100000011100111100000000000000000000000000000 000000000000000000000100000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000010000000000000000000000000000000000000000000000000 010001000000000000000000000001000000000011000000000000 000000000000000000000000000111000000000010000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000100000000000000000000000000000000000000000000000 000001000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000011000000000000000000000000000000000000 000000000000000000100000000000000000000000000000000000 000000000000000000000000000000000000000000000100000000 000000000000000000000000001001000000000010000001000000 .logic_tile 2 8 000000000000000011100000000000000000000000000000000000 000000000000000000100000000000000000000000000000000000 001010100000000000000111100000000000000000000000000000 000001001000001001000111100000000000000000000000000000 011000000000100000000000001001011001000000000001000100 100000000001000000000000001001011000100000000001000000 000000000000000000000000001000000000000000000101000000 000000000000000000000000000011000000000010000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000001000000000000000000000000000000000000 000000000000000000100000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000001000000000000000000000000000000000000000000 000000000000000000000000001000000000000000000100000000 000000000000000000000011111111000000000010000001000000 .ramt_tile 3 8 100000010000000011100111100000000001000000 000000010000100000100100001101001111000000 001010110001001011100000001000000000000000 000000010000100011100000001101001001000000 110000000110000000000011001000000000000000 110000000000000000000000000011001101000000 000000000000010111100000010101100000000010 000000000110000000100011000001000000000000 000010001010000000000000011000000000000000 000000000000000000000011111011000000000000 000000001001010000000000010000000000000000 000000000000100111000011010111000000000000 000010000110001011100011100000000000000000 000000000000001011110100000111000000000000 010000000000000000000011101000000000000000 010000000000000000000000000001000000000000 .logic_tile 4 8 000000000000000111000111101001111111011111110000100000 000000000000001011000111001001001011111111110000000000 000010100100001001100111110011101110000110100000000000 000000000000001111000110001011001010001111110000000000 000000000000000001100110010111111000000110100000000000 000000000010001101000010000011111000001111110000000000 001100000000000101100111001111011111000110100000000000 000100000100001101100110111101101010001111110000000000 000000000000000001000111110011001110000110100000000000 000000000000000111000011101011101001001111110000000000 000000001010010111000000000111011100000110100000000000 000010000000100101110010000011111001001111110000000000 000000000000000011000111001001111101000110100000000000 000000000000000111100100000001101010001111110000000000 000010100000001111000000000101001010011111110000000001 000001001110000001100010101101101000111111110000000000 .logic_tile 5 8 000001001000001001100111000001011100011111110000000000 000000000000000111000011000001001011111111110000000000 001000100000001001100110011101101111000110100000000000 010000000000000001000011100111001111001111110000000000 010000000000001111100110000001111011011111110000100001 000000000000000011000011111011011000111111110000000000 000010100000000011010010111111111010000110100000000000 000001001110001101100010000101111111001111110000000000 000001000000001111100011100101001100000110100000000000 000010100000000101000010011001111010001111110000000000 000000000000000101100010000111011010000110100000000000 000000001000000000100000001001101100001111110000000000 000000000000000001100110100001111101000110100000000000 000001000000000000100011100011111001001111110000000000 000010100010000000000110000000000000000000000100000000 000001001100001111010010110101000000000010000000000000 .logic_tile 6 8 000001000000001000000000001111100001000000000001000010 000010100000000101000000001101101001000000010001000001 001010100000010000000111010000000000000000000000000000 000001001000000101000111000000000000000000000000000000 010000000001100000000000011111100001000000100010000110 000000000001000000000011001001101011000000000000000001 000000000001010000000110011001100000000000000011000000 000000000000000000000111001111101101000000010000000101 000000000000000000000010000001100001000001010000100000 000000000000000000000100000001101000000001100000000010 000000000000100000000000001101100001000000100000100100 000010000001000000000000001111101011000000000000000100 000000000000000000000000001111100001000000010001000001 000000000000000000000000001001101011000000000001000000 000010101110000000010000010000000000000000000100000000 000001001010000000010011111101000000000010000000100000 .logic_tile 7 8 000001000000001001100011111001100001000010000001000010 000000100000000011100011110101001011000000000000000001 001000000001110011100010100101000001000000000001000011 000000000001010000000000000101101001000000010001000000 110000000001011000000011100001000000000001000000000010 010000000000101111000100000001000000000000000000000000 001000000000000111100010100101100001000000100001000000 000000000000000000000000000101101000000000000000100101 001000001100000111000000000011000000000010100000100000 000010000000000011100011101001001100000001100000000000 000000000000011000000000000000000000000000000000000000 000000000000101111000000000000000000000000000000000000 000001000000000000000000001000000000000000000100000000 000010100000000000000000000011000000000010000000000000 000010000000000000000000000000000000000000000100000000 000000000001010000000000001001000000000010000010000000 .logic_tile 8 8 000000000000100111000000001011000000000001000000100000 000000000000000011000000000001000000000000000000000010 001000000001001111100111100000000000000000000000000000 000000001010001111000100000000000000000000000000000000 010001000001011101000110101101011100000110100000000000 100100000000101101000011011101111000001111110000000001 000000000000001000000110000111111100000110100000000000 000000000000001101000100000101111110001111110000000000 000000000000000111000000000101111111000110100000000000 000000000000000000000000001101011100001111110000000000 000000000001011000000110001101000000000000000001000000 000000000000101111000011010001000000000001000000000000 000000000010000000000000001001000000000001000000000000 000000000000001001000000000001000000000000000000100000 000001000000000000000110001000000000000000000100000000 000000000001010000000011011001000000000010000000000000 .logic_tile 9 8 000000000000000001100110011111000000000001010000000000 000000000000000001000010001011101000000001100001000011 001000000000001001100011001011011010000110100000000000 000001000000000101000011001101111011001111110000000000 110000000001000101000110101101111111000110100000000000 100000000000000000100011101001111100001111110000000000 000000000000000000000110101111101111000110100000000000 000001000000000011000111101001011010001111110000000000 000000000000000111000110100011101001011111110000000000 000000100000000000000111101001011000111111110000000100 000000000000000011100011110111111110000110100000000000 000000000001001001100110001011011100001111110000000000 000000000000000000000111100001011000011111110000000010 000000000000000000000011110101001011111111110000000000 000000000000000001000111111000000000000000000100000000 000000000000100000100011111011000000000010000001000001 .ramt_tile 10 8 100000010000000000000000000000000001000000 000100010000001001000000000011001101000000 001000010000101000000000000000000000000000 000000010000000101000000001011001010000000 110000000000001000000000000000000000000000 010000000000000101000010010111001111000000 000010100000000000000000001001100000000000 000100001010000000000000001011000000000001 000000000000001000000111111000000000000000 000000000110001101000111100111000000000000 000000001110001000000010000000000000000000 000000000000000111000110011101000000000000 000010000000000001000011100000000000000000 000001000000000001100100000001000000000000 110000000000010001000000000000000000000000 010000000000100000100000000111000000000000 .logic_tile 11 8 000010100000010000000000000011111001000110100000000000 000011000000000000000010111001011000001111110001000000 001010000100100000000111100000000000000000000000000000 000000000100010111000000000000000000000000000000000000 110000000000000000000000000000000000000000000100000100 100010100000000000000000000111000000000010000000000000 000001000001010000000000001000000000000000000110000000 000010101010000000000010011101000000000010000000000000 000000001001000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000001000111101000000000000000000100000000 000000001000000000000000001011000000000010000010000000 000000000000000011100000000000000000000000000000000000 000000000000010000100000000000000000000000000000000000 000000000110000000000000000000000000000000000000000000 000000001101000000000000000000000000000000000000000000 .logic_tile 12 8 000000000000000000000000010000000000000000000000000000 000000000000000000000011110000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 110000000000000000000000000000000000000000000101000000 010000000000000000000000001001000000000010000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000111100000000000000000000000000000 000000000000000000000111100000000000000000000000000000 000000000000010000000000000000000000000000000110100000 000000000010000000000000001011000000000010000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .io_tile 13 8 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000001100 000000000000001000 000100000000000000 000000000001100000 000000000000000000 000100000000000000 000000000000000000 000000110000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 0 9 000001111000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000100 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .logic_tile 1 9 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 2 9 000000000000000000000000001000000000000000000101000000 000000000000000000000000000011000000000010000000000000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 110000000000000000000000000000000000000000000000000000 100000000000001001000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000001000000000000000000000000000000100000000 000000001110001011000000000101000000000010000010000000 000000000001000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000001000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .ramb_tile 3 9 000000000000000000000000010000000001000000 000000000000000000000011110011001101000000 001010000000000111000011000000000001000000 000000000000000000000000001011001100000000 010000000000000000010011100000000001000000 110001000000010000000100000111001010000000 000000000000000101100000001111000000000000 000000000000000000100000000111100000000000 000100000000000000000011101000000000000000 000100000000000111000000001111000000000000 000000100000000111000000011000000000000000 000001000000000000000011000001000000000000 000000000000000011100111100000000000000000 000000000110000000100000001001000000000000 110000000000000011110111001000000000000000 110000000000000111100000001001000000000000 .logic_tile 4 9 000000000000000111100000000111011101000100000001000000 000000000000000000100000001011011101000000000001000100 001000000000000111100000001011111010000110100000100000 000000000000000000100000000001011000001111110000000000 110000000000000000000110000101111000000110100000100000 110000000000000000000000000011001011001111110000000000 000000000000010000000110001011011100111110000011000001 000000000000100011000000001011111110111100000000000001 000000000000001011100000011111101111010000000010000001 000000000000000101110011000111111111000000000010000000 000000000000000000000110100000000000000000000000000000 000000000000000111000111110000000000000000000000000000 000000000000000000000111011111001111000100000000000001 000000000000000001000011001111011101000000000000000110 000000000000000001000110100000000000000000000100000010 000000000000000000000111110011000000000010000000000000 .logic_tile 5 9 000100000000101111000110100001011000000100000010000000 000100000001011011000011000001001010000000000000000001 001000000000001111000111000111101000000110100000000100 000000000000000111000111100101111001001111110000000000 110010100000001001000000000000000000000000000000000000 010001000000000001000011110000000000000000000000000000 000000000000000111000000011001111111000110100000000001 000000000000000000000011111101011110001111110000000000 000000000000001000000111101011001011010000000010100100 000000000000000111000110011001111010000000000001000000 000000000000000000000110001011000000000001010001000010 000000001100000000000100001011001110000001100001000000 000000000000000000000000010011011001010000000000000000 000000000000000001000011000001111010000000000000000110 000000000000000000000111100000000000000000000100000010 000000100000010001000100001111000000000010000000000000 .logic_tile 6 9 000000000000110101000111000000000000000000000000000000 000000000001110000100010010000000000000000000000000000 001000001100001000000111000000000000000000000000000000 000001000000000101000000000000000000000000000000000000 011000001010000111100011100001000000000001000000100000 100000000000000101000000001101000000000000000000000000 000000000000000000000010000001111011000110100000000001 000000000000000011000000001001011010001111110000000000 001000000000000000000000000101001110000110100000000001 000000000000000000000000000101011001001111110000000000 000000000000000000000000000000000000000000000000000000 000010000000000000000000000000000000000000000000000000 000001000000101000000000010111000000000001000010000001 000010100000000011000011111101000000000000000000000000 000000000000000000000000001000000000000000000100000100 000000000010000000000000001001000000000010000000000000 .logic_tile 7 9 000001000100001111100010010101111111000110100000000000 000010100000010001000010000101111110001111110000000000 001000000000000011100110001011011001000110100000000000 000001000100001011100010101111011100001111110000000000 010001000000000101000010101111001100000110100000000000 100000100000000101000000000011011011001111110000000000 000011100010001011010110000101111011000110100000000000 000011100010100001100010101001011000001111110000000010 000001001110001001000111100101011001000110100000000000 000010000000001111100010011011011101001111110000000000 000000000100001111100010010001101110000110100000000000 000000000001001101100110010011011000001111110000000000 000000000000001000010111100111011010011111110001000010 000000000000001001000010100001101001111111110000000000 000000000001010001100000011000000000000000000100000000 000000000000000000100011011011000000000010000000000000 .logic_tile 8 9 000000000000000101000010111111000000000001000000100000 000000000000000000100110000011100000000000000000000000 001110000111011011100111000111100000000011100001000000 000101000010100111100000000001001110000011110000000000 010000000100000101100010010001011001011111110000100000 110000000000000001000011110101111010111111110000000000 000000000000000101100000000111000000000001010011000001 000000000010000000000000001111101011000001100000000100 001000000000100000000111000011000001000001010001000010 000010000000010000000000001001101000000001100000000000 000000000000001000000000000000000000000000000100000100 000000000000001011000000000101000000000010000000000000 000000000000001000000011110000000000000000000000000000 000000001110000101000010100000000000000000000000000000 000000100000000101100000001000000000000000000110000000 000001000000010000000000000001000000000010000000000000 .logic_tile 9 9 000000000000000111100010111111111111000110100000000000 000100000000000000100110110111011011001111110000000000 001000000000001111100111011011001111000110100000000000 000000000000000001100110000001111101001111110000000000 010000000000010101100011001001001101011111110000000000 000000000000000001100111101001111000111111110000000000 000000000000101000000010011101011110000110100000000000 000100000000010111000111110101001110001111110000000000 000000000000000000000110001011101010000110100000000000 000000001100000000000010010011001011001111110000000000 000000100001010011100111000011101000000110100000000000 000001000000000001000110011101011000001111110000000000 000010100001011000000011101001111011000110100000000000 000100000000101101000000001011011111001111110000000000 000000000000000111100111001000000000000000000101000000 000000000001011001000010011001000000000010000000000000 .ramb_tile 10 9 000010100000000000000000001000000000000000 000001000000000000000011011111001011000000 001000000000000000000000001000000000000000 000000001010101001000000000011001110000000 110000000001010000000010001000000000000000 110000000000100000000110010001001001000000 000000000000001011000000000011100000000000 000000000000001101000000001101100000000000 000000000010000000000000000000000000000000 000000000000001001000000000011000000000000 000000000000000001000010001000000000000000 000000000000001001100010011011000000000000 000000000000001000000111101000000000000000 000000000000001001000100000101000000000000 110000100000000000000011001000000000000000 010000000000000000000100000101000000000000 .logic_tile 11 9 000000000000010000000000000000000000000000000000000000 000000000000100000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 010010000000000000000111000000000000000000000100000000 110001000000000000000000000011000000000010000000000010 000000100000010000000000000000000000000000000000000000 000001000000000000000000000000000000000000000000000000 000010100000001000000000000000000000000000000000000000 000001000000000011000000000000000000000000000000000000 000010000000100000000000000000000000000000000110000000 000000000111010000000000001111000000000010000000000000 000010000000010000000000000000000000000000000000000000 000001000000100001000011100000000000000000000000000000 000010100000010000000000000000000000000000000101000000 000000000000000000000000000111000000000010000001000000 .logic_tile 12 9 000010100010000000000000000000000000000000000000000000 000001000000000000000000000000000000000000000000000000 001001001000000000000000000000000000000000000000000000 000010100000000000000000000000000000000000000000000000 110000000000000000000000000000000000000000000000000000 110000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000100000000 000010100000000000000000001111000000000010000001000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000100000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000010100000000000000111000000000000000000000000000000 000001000000000000000111100000000000000000000000000000 000000000010000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .io_tile 13 9 000000000000000000 000100000000000000 000000000000010000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000010 000000000000000000 000000000000000000 000000000000000001 000000000000000010 000000000000000000 .io_tile 0 10 000000000000000000 000000000001100000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .logic_tile 1 10 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000100000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 2 10 000000000000000000000011001001000000000001000000000001 000000000000000000000100001001100000000000000001000000 001000000000000000000000000000000000000000000110000000 000000000000000000000011111111000000000010000000000000 110100000000000000000000000000000000000000000000000000 010100000000000000000000000000000000000000000000000000 000000001010000000000000000000000000000000000101000000 000000001100000000000000001011000000000010000000000010 000000000110000000000011000000000000000000000000000000 000000000000000000000011100000000000000000000000000000 000000100000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000011110000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .ramt_tile 3 10 100000011110000111100000001000000000000000 000000010000000001100011100111001011000000 001000010000000000000000001000000000000000 000000010000000111000000001111001000000000 110001000000001011100011101000000000000000 010010100000000111100000000001001000000000 000000000001010000000000000011100000000000 000000000110000000000000000011100000000000 000000000000000011100000010000000000000000 000000000000100000100011111001000000000000 001000000000001011100000000000000000000000 000000000000000011100011110101000000000000 000000000000000000000000000000000000000000 000000000000000000000000000101000000000000 110000000000000011100000011000000000000000 010000000000000000000011000011000000000000 .logic_tile 4 10 000000000000001011000011101111001011000110100000000000 000000000000001001000111101101011001001111110000000000 001000001010101011100111110001000000000001010000000000 000000000001001001100011111011101000000010010000000010 110001000000000011000110100001011001000110100000000000 100010101000000000000011010001101000001111110000000000 000000000000010011100111110000000000000000000000000000 000000001010100000100110000000000000000000000000000000 000000001110001000000110000011100000000001010000000010 000000001101000001000111111101101010000010010000000010 000000001010000001000111001011001111011111110000000010 000000000000000000000000001101011111111111110000000000 000000000000001000000110101001101000000110100000000000 000000000000000111000000000101111101001111110000000000 000000000000010000000000011000000000000000000100000010 000000001110100000000010100011000000000010000000000000 .logic_tile 5 10 000000000000000000000111110001100001000001010001000000 000000000100000001000110001001001111000001100001000000 001101000000000111000111001111011111000110100000000000 010010000000000000000111100001101011001111110000000000 010001001110000001100111111101101010011111110000000100 100010000000000000000110100101011010111111110000000000 001000100000001001100010100101111111000110100000000000 000001000000000001000010101011101101001111110000000000 000011000000001111000111000111011101000110100000000000 000010100000000011100000000011101101001111110000000000 000000000000001011000010010011101010000110100000000000 000010101000001001000010010011011110001111110000000000 000000000000001000000110011111101000000110100000000000 000000000000001001000111111001111000001111110000000000 000000000000000101100111101000000000000000000100100000 000000000000000000100111111001000000000010000000000000 .logic_tile 6 10 000001000000000111100111111001111111011111110000000000 000010100000000011100111000001101100111111110000000110 001000000000110001100110111101001101011111110000000000 000000000000000011000111100101111000111111110000000000 110100000000000011000110000101101101000110100001000000 100100000000000000000000000011101011001111110000000000 000000100010011001000010000101001111000110100000000000 000001000000000001000110001001001100001111110000000000 000000000000001011100111001111101100000110100000000000 000010100010001111100110001001111000001111110000000000 000000000001000011100110000111101100000110100000000000 000010000000100001100000000111101000001111110000000000 000010100000001011100000011011011100000110100000000000 000000000000001001110011000101111001001111110001000000 000000000010001000000110010000000000000000000100000000 000000001000001111000010011111000000000010000000000000 .logic_tile 7 10 000000100000000101100111101101011111000110100001000000 000000000000000000000111110101111011001111110000000000 001000100000001000000000000001000000000001010000000010 000001000110010011000000000001101001000001100000000001 110000000000000000000000000000000000000000000000000000 010000000000000000000011000000000000000000000000000000 000000000000100011100111000000000000000000000000000000 000001000100010000100100000000000000000000000000000000 000000000000101000000000001000000000000000000100000000 000000000111011111000011110001000000000010000000100000 000001000000000001000000001000000000000000000100100000 000000001100100000000000000011000000000010000000000000 000000001000000000000000000000000000000000000100000000 000000000001010000010000000011000000000010000000000100 000000000011100000000000010000000000000000000000000000 000000001011110000000010100000000000000000000000000000 .logic_tile 8 10 000001000000000011000010000111100000000001000000000100 000000100000001001000100000011100000000000000000000010 001000000000001001100010100101011100000100000000000000 000000000100001101000000000011001001001100000000000000 111000000000001011100011101001011000000110100000000000 000000000000000011100100000001001000001111110000000000 000000000000100111100111001111001010000110100000000000 000000000000000000100100000001011110001111110000000000 000000000000010011100000001001111100000110100000000000 000000000000101111100000001101111000001111110000000000 000000000000001000000110000000000000000000000100000000 000000000000000001000000001111000000000010000000000000 000000000110000001000000011000000000000000000100000000 000000000000010001000011000101000000000010000001000000 000010000000000000000000000000000000000000000101000000 000000000011000000000011000101000000000010000000000000 .logic_tile 9 10 000000000000000011000110000111100000000001000000000000 000000000000000000000111011011100000000000000000000100 001000000000000000000011010000000000000000000000000000 000000001000010000010010000000000000000000000000000000 010000001110000111000111101011100000000001000000000100 100000001110010000000011010111100000000000000000000010 000000000000000111100000000101011001000110100000000000 000000000000000000000010010001011001001111110000000000 000000000000000000000000010101100000000010100000000001 000000001110000000000011101101101001000001100000000000 000000000000000000010110100111000000000001010000000010 000000000010000000000100001001101011000010010000000000 000100000001000000000010101000000000000000000100000000 000000000000100000000000000101000000000010000000000000 000000001111000111100000010000000000000000000000000000 000000000000100000000010000000000000000000000000000000 .ramt_tile 10 10 100010110000001011100011001000000000000000 000001011100001111100100000011001011000000 001000110000100000000000000000000000000000 000001011100001001000000000101001000000000 110000000000000111100011100000000000000000 110000000000001001100000000111001010000000 000000100000000000000000001001000000000000 000001000000000000000000001011000000010000 000000000000000000000000001000000000000000 000000000000000000000000000111000000000000 000000000000000000000010010000000000000000 000001000000001011000011111001000000000000 000000000000000001000111101000000000000000 000000000000001001000000001011000000000000 010010000000000001000000000000000000000000 010000000000000000000000000111000000000000 .logic_tile 11 10 000000000000010000000000001000000000000000000101000000 000000000000000000000000000111000000000010000000000000 001000000000100000000010001000000000000000000100000000 000000000001010000000100000111000000000010000000100000 110100000000000000000000000000000000000000000000000000 110100000000000000000000000000000000000000000000000000 000010000001010000010000001000000000000000000101000000 000000000000000000000000001001000000000010000001000000 000000000000000000000011100000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000100100000 000000000000000000000000001011000000000010000000000000 000000000000010000000010000000000000000000000000000000 000000000000100000010000000000000000000000000000000000 000000000000000111100000000000000000000000000000000000 000000000000000011000000000000000000000000000000000000 .logic_tile 12 10 000000000000001001100110000000000000000000000000000000 000000000000000011000000000000000000000000000000000000 001000000000000000000000010001100000001100110000000000 000000000000000000000010110000101001110011000000000000 000000000000010000000000001011100000000001010100000000 000000000000000000000000001101101100000010010000100000 000000000001000000000010100001000000000001010100000010 000000000000000000000100000001001110000010010000000000 000010100000001000000000000000000000000000000000000000 000101000000001011000000000000000000000000000000000000 000100000000000000000111000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000001000000000000000000000000000000000000000 000000000000001011000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000001000000000000000000000000000000000000000000000 .io_tile 13 10 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 001100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 0 11 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .logic_tile 1 11 000000000000000000000000000000000000000000000000000000 000000000000001001000011000000000000000000000000000000 001000000000000001000011111001000000000001000001000000 000000000000000000000010000001000000000011000000000000 010000000000000001000000000000000000000000000000000000 010000000000000000100010010000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 110000000000000000000000000000000000000000000000000000 010000000000000000000000000000000000000000000000000000 000000000000000000000000001101000000000000010000000010 000000000000000000000000001001001011000000000000000000 000000000000000000000000001000000000000010000100000000 000000000000000000000000001001000000000000000000000000 110000000000000000000000000000000000000000000000000000 100000000000000000000000000000000000000000000000000000 .logic_tile 2 11 000000000000000000000000000000000000000000000000000000 000001000000000000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 010000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000010000000000000000000000000000000000000000000000000 000000000000000000000010001000000000000000000100100000 000000000000000000000000001011000000000010000000000000 000000000000000000000000000000000000000000000000000000 000000000000000011000000000000000000000000000000000000 000000000000000000000000000000000000000000000110000000 000000000000000000000000000111000000000010000000000000 .ramb_tile 3 11 010000000000000000000011100000000001000000 000000000000000111000011110001001011000000 001000000001010111000000000000000001000000 000000000000000011000000001001001000000000 110000000000000011000000000000000000000000 010000000000000000000000000101001110000000 000000000000000011100110101001100000000000 000000000000000111100100000101000000000001 000000000000000111000000010000000000000000 000000000010000111000011001001000000000000 000000000000000000000000000000000000000000 000000000100000000000000000011000000000000 000000100000001001000000000000000000000000 000000000000000011000000000011000000000000 010010000000000000000000000000000000000000 110000000000000000000000000111000000000000 .logic_tile 4 11 000010100000000000000000001101111001000110100000000000 000001000000001001000010010111011000001111110000000000 001000000000001001100110001101111010000110100000000000 010000000000000011000000001101011101001111110000000001 110000000000001101000010011001111111000110100000000000 010000000000001011100010001011101111001111110000000000 000010000000000111000010100000000000000000000000000000 000000000000000001000111010000000000000000000000000000 000000000000101000000011010011101010011111110010000000 000000000001000101000111100111011000111111110000000000 000000000000000011100111001101001000000110100000000000 000000000000000000100110001101111010001111110000000000 000000000000001101100000000001101110011111110000100000 000000000000000001000000000011001010111111110000000000 000000000000001011000011101000000000000000000100000000 000000000000000011100100001011000000000010000000000000 .logic_tile 5 11 000000000000100111000110001001101110000110100000000000 000010100001000000000011100111111010001111110000000000 001010100000001111000111011011111100000110100000000000 000000000110001011000111010011011000001111110000000000 110000101100100011100000011001111101000110100000000000 110000000001001111000010001001011011001111110000000000 000000000110000011100011110011111001000110100000000000 000000000000000111000010100101001010001111110000000000 000000001111100001010010010101001000011111110000100010 000000001100000001100010101011111100111111110000000000 000000000110000111000110001111100000000001010011000000 000000000000000001100011101101001110000001100000000000 000000100000010000000111100011011001000110100000000000 000001000000101001000011101001001010001111110000000000 000000000000000111000000000000000000000000000100000000 000000000001010000100000001011000000000010000001000000 .logic_tile 6 11 000000000111000111100000011101101101011111110000100000 000100000000100000100011111001101010111111110000000000 001000000000001011100111111111001100000110100000000000 000000000000000111000110101001111000001111110000000000 110000000001111011110111001111101010000110100000000000 000000001010100001100011011011111011001111110000000000 000000000001010001100111010001100001000001010001000000 000000001110001001000010000101001101000001100000000000 000000001100000001100011000011001111000110100000000000 000000100000000000000010001111111011001111110000100000 000010100100000011100011110101011110000110100000000000 000000000110000000100011101111011110001111110000000000 000001000000101000000111111101111000000110100000000000 000010100001000111000011000001001001001111110000000000 000000000101010000000010001000000000000000000100000000 000000000000000000000110010011000000000010000000000000 .logic_tile 7 11 000101000000001111000111110001011001000110100000000000 000100100000001111000111111101011000001111110000000000 001000000000001000000110111011101100000110100000000000 000000000000101111000011001001001111001111110000000000 010000001010001000000111001011101000000110100000000000 000000000000001011000000001011011001001111110000000000 000011000000100000000000010001011001000110100000000000 000000000110010000010011111001011101001111110000000000 000000000000001000000000001000000000000000000101000000 000000000100000111000000000111000000000010000000000010 001000100000000011100011110000000000000000000100100000 000001000111011111100110000101000000000010000000000000 000010100000000000000000001000000000000000000101000000 000001001000000000000011101111000000000010000000000000 000000000000100001000010001000000000000000000100000000 000000000000000000000100001101000000000010000001000000 .logic_tile 8 11 000000000000001111100111111011111000000110100000000000 000000000000000101100010101111111101001111110000000000 001000000000011001100110100001111010000110100001000000 000000000110000011000110110001111100001111110000000000 110000000100001101100110100101011000011111110000100000 000000000000000001000011000101001011111111110000000000 000000000001010011100111000011111111000110100000000000 000000000000100000000010110111001110001111110000000000 000000000000001011100110001111000001000001010010100010 000000000000001111100010000001001010000001100000000000 000000000000010000000010011011011100000110100000000000 000000001110000111000010011101011001001111110000000000 000000000000101000000000010101001100011111110000100001 000000000000010011000011100001111001111111110000000001 001000000001000111100010000000000000000000000100100000 000000000000100001100000001111000000000010000000000000 .logic_tile 9 11 000000000000000000000011000101111101000110100000000000 000000000000000111000000001011011010001111110000000000 001010100110000000000111000111111001000110100000000000 000000000000000000000111010111011110001111110000000000 000000000000111001100010100101101010011111110000000100 000000001100110001000100000101101011111111110000000000 000001000000001011100000001011100000000011000001000010 000010000000000011000010111001100000000010000000000000 000000000000000000000111110011111101000110100000000000 000000001100001111000011000011101100001111110000000000 000000000001001011000011100001000000000001010110000000 000000001000101111100110011001001101000010010000000000 000000000000001000000000000000000000000000000000000000 000000000000001111000000000000000000000000000000000000 000000000100000101100000000000000000000000000000000000 000000000000001011100000000000000000000000000000000000 .ramb_tile 10 11 010010101000000111000000000000000001000000 000100001110001001000000001111001000000000 001000000001000001000000001000000000000000 000000000000001011100011010011001000000000 010000000000000000000010001000000000000000 110000001110000000000110001001001000000000 000010100000000011000000000111100000000000 000000000000000000000000001101000000000000 000010101010000000000000001000000000000000 000001001100000000000000000101000000000000 000010000000000001000010001000000000000000 000000000000100001000110011011000000000000 000000000000000000000011001000000000000000 000000000000000000000100001011000000000000 110000000110000001000000001000000000000000 010000000010000000000000000001000000000000 .logic_tile 11 11 000000000000000000000000010000000000000000000000000000 000000000000000000000011110000000000000000000000000000 001010100000010000000000010001000001000001010100000000 000000000000000000000011001111101110000010010001000000 000000000000100000000000001000000000000000000100000100 000000000000010000000000000011000000000010000000100000 000010000000000000000000000000000000000000000000000000 000000000100000000000000000000000000000000000000000000 000000000000010111100110101011100001000001010110000000 000000000000000111100000000111001001000010010000000000 000000100100000111000000001111100001000001010100000000 000001001010001001100000001111101110000010010000000100 000000000000000101100000010011000001000001010100000100 000000000000000000000010100111001001000010010000000000 000000000000000101100110110011000001000001010100000001 000100000110010011000110101011001110000010010000000010 .logic_tile 12 11 000010100000001000000000000001100000000000001000000000 000000000000001111000000000000001011000000000000000000 000000001000000011000110100000001001001100111000000000 000000000000000000100000000000001011110011000000000000 000000000000000101100010100000001000001100111000000000 000000000000000000000010100000001010110011000000000000 000000000000001101100000010000001001001100111000000000 000000000000000101000010100000001001110011000000000000 000000100000000000000000000000001000001100111000100000 000000000000000000000000000000001000110011000000000000 000000000000000000000000000000001001001100111000000000 000000000000000000000000000000001010110011000000000000 000000000000000000000000000000001001001100111000000000 000000000000000000000000000000001010110011000000000000 000000000000000000000000000000001000001100111000000000 000000000000000000000000000000001011110011000000000000 .io_tile 13 11 000000000000010010 000100000000000000 000000000000000000 000000000000000001 000000000000000010 000000000000000000 001100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000010 000000000000000000 000000000000000000 000000000000000001 000000000000000010 000000000000000000 .io_tile 0 12 000000000000000010 000100000000000000 000000000000000000 000011010000000001 000000000000000010 000000000000110000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .logic_tile 1 12 010000000000000000000110010001100000000000001000000000 000000000000000000000010000000000000000000000000001000 001000000000001101000110010000000001000000001000000000 000000000000000001100010000000001011000000000000000000 000000000000000000000000000000001000001100111100000000 000001000000000000000000000000001001110011000000000000 000000000000000000000000000000001000001100111100000000 000000000000000000000010100000001001110011000000000000 000000000000000000000000000000001001001100111100000000 000000000000000000000000000000001000110011000000000000 000000000000000001100000000000001001001100111100000000 000000000000000000000000000000001100110011000000100000 000000000000000000000000000000001001001100111100000000 001000000000000000000000000000001001110011000000000000 110000000000000000000000000000001001001100111100000000 100000000000000000000000000000001001110011000000000010 .logic_tile 2 12 010000000000000000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 110000000000000000000000001000000000000000000100000000 100000000000000000000000001011000000000010000000000100 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000001000000000000000000000000000000000000000000000000 000010100000000000000000000000000000000000000000000000 000000000000000000000000010000000000000000000000000000 000000000000000000000011000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 001000000000000000010000000000000000000000000000000000 .ramt_tile 3 12 100000010000000111000111101000000001000000 000000010000000000100100000101001111000000 001010010000001011100000000000000000000000 000000010000000011100000000001001001000000 110000000000000000000010001000000000000000 110000000000000000000100000011001100000000 000000000000010011100000001101000000000000 000000000100001111000000000101100000000001 000000100000001000000000000000000000000000 000000000000001111000011101011000000000000 000010000000010000000000001000000000000000 000000000000000111000000000111000000000000 000000100000000000000011101000000000000000 000000000000000000000100000111000000000000 010000000001011011100111001000000000000000 010000001110100011000100000001000000000000 .logic_tile 4 12 011000000000000000000000010000000000000000000000000000 000000000000000111000011010000000000000000000000000000 001000000000000000000000000001011010000110100000000000 010000000000000000000000001101011010001111110000000000 010000000010000000000000000000000000000000000000000000 100000000000000001000010110000000000000000000000000000 000000100000000000000110000000000000000000000000000000 001001000000010000000000000000000000000000000000000000 000000000000100000000000010011101110000110100000000000 000000000001000000000011111001011101001111110000000100 000000000000000111000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000001000000000000000000100000000 000000000000000011000011010111000000000010000000000001 000000000000000011100000000000000000000000000100000000 001000000000000000000000000111000000000010000000000000 .logic_tile 5 12 010000000000001101000010001101011000000110100000000000 001000000110000011100111100001111000001111110000000000 001000000000001011100011111101111000000110100000000000 000000000000001101000010000101101110001111110000000000 010000000000001000000000010001001011011111110000000010 000000000000000001000011001111001001111111110000000000 000010000000000000000110000000000000000000000000000000 001000000000000001000000000000000000000000000000000000 000000000000100000000000000000000000000000000000000000 000000000001010000000000000000000000000000000000000000 000000001010000000000010100001100000000010100000100000 000000000000000000000000001111001001000010010010000000 000000000000000000000110111001111100000110100000000000 000000000000001111000010001101011001001111110000000000 001010000000000000000000001000000000000000000100000000 000000000000000000000010001111000000000010000000000000 .logic_tile 6 12 010000000000000101100000010111111101000110100000000000 000000000000000111010011010101111011001111110000000000 001000000000001011100010110001000000000000010000000010 000000000000000001100111010111101100000000000000000000 111000001100001001000000001101000001000001010000000000 100000000000000001100010011111101110000001100001000000 000000000000000000000010001011011001000110100000000000 001000000000000000000011011101011000001111110000000000 000001000000000001000000011001111010000110100000000000 000010100000000111000011001011111101001111110000000000 000100000000000011000010100001011000011111110000100000 001100000000001111000010010101001000111111110001000000 000000000000101000000000001000000000000000000100000000 000000000001010101000000000011000000000010000001000000 000000000001000011100110111000000000000000000100100000 001000000000000000000111010011000000000010000000000000 .logic_tile 7 12 010001001110000011100110010001101111100000000000000100 001000001100000111000011000101011011000000000000000000 000001000000001001100111110111101010000000000000000000 000000100000001011000110000011111110100000000000000000 000000100000001001100010011001101011010000000000000000 000010100000001011000011111001101110000000000000000000 000000000000001000000110011011000000000001000000000000 001000000000001001000010001101100000000000000000000000 000000000000000101100111010001001010100000000000000000 000000000000000000000011101001111110000000000000000000 000000000000001000000111100111011100000000000000000000 000000000000001101000111001101111000100000000000000000 000000000000001101100110011011100001000010100000000000 000000000000001011000110000011101000000010010000000000 001000000000000101100111001001000000000000010000000000 000001000000000000000100000101001101000000000000000000 .logic_tile 8 12 010000000000000000000111000011111000000110100000000000 000000000000000000000111111001011100001111110000100000 001000000000001000000111000101000001000010100000000000 000000000000000101000000001111001110000010010000000000 110000000001000011000000010000000000000000000000000000 110000000000100000100011110000000000000000000000000000 000000100000000000010000000000000000000000000000000000 000000000000001101000000000000000000000000000000000000 001000100000000000000000011001000000000010000000100000 000000000000000111000011010001100000000000000000000000 000000000000000111100000001001000001000001010000100000 001000000100100000100000000101101110000001100000000000 000011000000100000000111100000000000000000000100000000 000011100001000000000011001011000000000010000000000000 000000000000001000000000000000000000000000000100000010 000010101000001011000000001101000000000010000000000000 .logic_tile 9 12 010000000001011111100010010111011100000110100000000000 001000000000100011100110001101001110001111110000000000 001000000000000111100111001011011100000110100000000000 000000000010000000100011001001001001001111110000000000 000000000001011001110111011011011100000110100000000000 000000000000000001000011000111011111001111110000000000 000000100000000000000010001011011111000110100000000000 001001000010000101000110010011111110001111110000000000 000000001000000111100110100101011010011111110000000010 000101000010001111100111100101001001111111110000000100 000000100000000011100011100001100001000010100000000000 000001000000000001000000001011101011000010010001000000 000000100000000111000111101101001110000110100000000000 000001001000001001100100001001101000001111110000000000 000000000000100001000011100101100001000001010101000000 000000000000000001100000000001101000000010010000000000 .ramt_tile 10 12 100000010000000000000000010000000001000000 000000010000001001000011110011001101000000 001000010000001000000000000000000001000000 000000010000000101000000000101001010000000 010000000000000000000010000000000000000000 010000000000000001000110010001001110000000 000000000000001001000000001001100000000000 000000000100000011000011011101000000001000 000000000000000000000000001000000000000000 000000000000001011000000000111000000000000 000000000000000000000000000000000000000000 000000000000000000000010011101000000000000 000010000000000111100000000000000000000000 000000000000000001000000001101000000000000 010000100000000001000000000000000000000000 110000000000000000100000000111000000000000 .logic_tile 11 12 010000000000010001000011110001000000000001010100000000 000000000000000000100011111111101010000010010000000100 001010000001000001000000000001100000000001010100000001 000000000100001001100000000111001101000010010001000000 000010000000000111010000000001100000000001010100000001 000001000000000000000000001011001010000010010001000000 000000000000000000000111000101100000000001010100100000 000000001010000000000000000011101101000010010010000000 000000000000010101100011011001000000000001010100100000 000100000000100011000010101011001010000010010000000000 000000000100000101100110111011000000000001010110100000 000000000000010000000010101011001101000010010000000000 000000000000001000000110100000000000000000000000000000 000000000000000101000000000000000000000000000000000000 000000000100000000000000001001000000000001010100100000 000000000000000000000000000011101101000010010000000100 .logic_tile 12 12 010000000000000000000110110000001000001100111000000000 000000000000000000000010100000001010110011000000010000 000000000000101101100110100000001000001100111000000000 000000000000000101000000000000001001110011000000000000 000000000000001101100000000000001000001100111000000000 000000000000000101000000000000001001110011000000000000 000000001010000011000000000000001000001100111000000000 000000000010000000000000000000001010110011000000000000 000000000000000000000000000000001001001100111000000000 000000000000000000000000000000001010110011000010000000 000000000000100000000000000000001001001100111000000000 000000000000000000000000000000001001110011000000000000 000000000000000000000000000000001001001100111000000000 000000000000000000000000000000001000110011000000000000 000000000000000000000000000000001001001100110000000000 000000000000000000000000000000001000110011000000000000 .io_tile 13 12 000000000000000010 000000000000000000 000000000000000000 000000000001000001 000000000000000010 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000010 000000000000000000 000000000000000000 000000000001100001 000000000000000010 000000000000000000 .io_tile 0 13 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .logic_tile 1 13 010000000000001000000000000000001000001100110100000000 000000000000000001000011100000001000110011000000010010 001000000000000001100000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000001000001001100110100000000 000000000000000000000000000000101000110011000000000010 000000000000000000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 110000000000000000000000000000000000000000000000000000 100000000000000000000000000000000000000000000000000000 .logic_tile 2 13 010000000000000000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .ramb_tile 3 13 010000000000000111000000000000000000000000 000000000000100111000011110011001101000000 001010000001010000000011000000000001000000 000000000000000111000000001011001100000000 010000000000000000000000000000000001000000 010000000000000000000000000111001101000000 000000000000000000000000001001100000000000 000000000000000000000000001011000000000000 000000000000000000000011111000000000000000 000000000000000111000011001111000000000000 000000000000000111000011100000000000000000 000000000000000000000010010001000000000000 000000000000000011100000000000000000000000 000000000000000000100000000001000000000000 110000000000000011100111001000000000000000 110000000000000000100000001001000000000000 .logic_tile 4 13 010100000000000000000000000000000000000000000000000000 000100000000000000000000000000000000000000000000000000 001000000000000000010000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 110000000000000000000000001000000000000000000100100000 100000000000000000000000001111000000000010000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000110100000000000000000000000000000 001000000000000000000100000000000000000000000000000000 .logic_tile 5 13 010000000000000000000111100011111011000110100001000000 001000000000001001000100000111011100001111110000000000 001000000000000000000000000011011000000110100000000000 000000000000001101000000001111001100001111110000000000 010000000000000000000000001101101110000110100000000000 100000000000000000000000001011011000001111110000000010 000000000000000000000000010000000000000000000100100000 001000000000001101000011001001000000000010000000000001 000000001100001011100010000000000000000000000000000000 000000000000000011000000000000000000000000000000000000 000000000000000001000000010000000000000000000100000001 000000000000000111100011011011000000000010000000100000 000010100000000011000000000000000000000000000000000000 000000000000001001100010110000000000000000000000000000 000000000000000000000000000000000000000000000110000000 000000000000000000000000000111000000000010000000000000 .logic_tile 6 13 010000000001001001100010011111111101000110100000000000 000000000000100001000011010111011100001111110000000000 001000000000001001100011100101101010000110100000000000 000000000000000001000111001001001110001111110000000000 010000000000000011000111110001101011011111110000000100 110001000000001101100111110001001001111111110000000000 000000000000000001000111011001011010000110100001000000 000000000000000111110111000101101011001111110000000000 000001100000000111000000000011111111000110100000000000 000001100000000000100010011111001011001111110000000000 000000000000001001000010000111101010000110100000000000 001000000000001111100000001111101100001111110000000000 000010000001010000000010000001011001011111110001000100 000000000000000001000010001011011000111111110000000000 000000000000000011100111001000000000000000000100000000 000000000000001001000100001101000000000010000000000000 .logic_tile 7 13 010000000000000000000111100000000000000000000000000000 000000000000001001000100000000000000000000000000000000 001010000000000000000000001111100000000000000000000001 000000000001010101000000000101000000000001000000000000 011000000000000000000111001011100000000001000000000000 110000000000000000010100000001000000000000000010000000 000010000000000000000000001001100000000000000000000000 000000000000000101000010000011000000000001000010000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000011000000001000000000000000000100100000 001001001010000000000000001101000000000010000000000000 000000100000100000000000000000000000000000000100000000 000000000001000000000000000001000000000010000000000000 000000000000000011000000000000000000000000000100000000 001010000000000000000000001001000000000010000010000000 .logic_tile 8 13 011000000000000011100010011101111000011111110000000001 000000000000000001000110000111111001111111110000100010 001000000100010111100111101001011010000110100000000000 000100000100000111000110011111011001001111110000000000 110100000000000111000110000011101110000110100000000000 000100000000001111100000000101011101001111110000000000 000000000000001011100010111001111100000110100000000000 000000000000000011000110000001111000001111110000000000 000000000000000001100111010011001111011111110000000010 000000000000000000000011001101001010111111110000000000 000001000000000111000110110001111101000110100000000000 001000000000000001000110110101011010001111110000000000 000000000000001001000000001011011110000110100000000000 000000000000000101100011100011111110001111110000000000 000000000000000001100000011000000000000000000100000000 000000000000000000000011111011000000000010000001000000 .logic_tile 9 13 010000000001000001000010001001011001000110100000000000 000000000000100000100000000011001101001111110000000000 001000100000000001100000000101111100000110100000000000 000000000000000000000000001011001001001111110001000000 010000000000001000000000000000000000000000000100000100 100000000000001011000000000011000000000010000000000000 000000000000000001100000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000000000000100000000011100000000000000000000000000000 000000000001000011000011110000000000000000000000000000 000001000000000000000000010000000000000000000100000000 001000001010000001000011010101000000000010000000000000 000000001110000000000000000000000000000000000100000001 000000000000000000000000001011000000000010000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .ramb_tile 10 13 010000000000000001000000011000000000000000 000000000000000001100011001111001011000000 001000000000010011100000001000000001000000 000000000000000000100000000011001000000000 110000000000000000000010000000000001000000 110000000000000000000100000001001011000000 000000000000001000000010000001000000000000 000000000000001101000000000001100000000000 000000000000000000000000000000000000000000 000000000000001001000000000011000000000000 000000000000000001000010001000000000000000 000000000000001001100010001011000000000000 000000000000000000000111101000000000000000 000000000000000000000100001011000000000000 110000000000000000000011001000000000000000 010000000000000000000000000101000000000000 .logic_tile 11 13 010000000000000000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000010100000010000000000000000000000000000000000000000 010000000000000000000000000000000000000000000100000000 000000000000000000000000000011000000000010000011000000 000010100000010000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000001000000000010000000000000000000000000000 000000000000000111000011100000000000000000000000000000 000000000000000000000000000000000000000000000000000000 001000000000000000010000000000000000000000000000000000 000000000000000000000000000000000000000000000100000000 000000000000000000000000001011000000000010000000000010 000000100000000000000000000000000000000000000000000000 000000000010100000000000000000000000000000000000000000 .logic_tile 12 13 110000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 001000000000000000000000000000000000000010000100000010 000010000000000000000000000011000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000111000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .io_tile 13 13 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 0 14 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .logic_tile 1 14 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 2 14 000001000000000000000000000000000000000000000000000000 000010100000000000000000000000000000000000000000000000 001000000000000000000011101000000000000000000101000000 010000000000000000000100001001000000000010000000000000 010000001100000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .ramt_tile 3 14 100000010000000111100000001000000001000000 000000010000000000100011100111001011000000 001000010000000000000000001000000000000000 000000010000000111000000001111001000000000 110000000000000011000010001000000000000000 110000000000000000000100000001001011000000 000000000000011011000111000101000000000000 000000000100000011100100001111000000000000 000000000000000000000000000000000000000000 000000000000000000000000001001000000000000 000000000110001011100000001000000000000000 000000001000000011100000000101000000000000 000000000000000000000111011000000000000000 000001000000000000000111010101000000000000 110010000000000011100000011000000000000000 010000000000000000000011000011000000000000 .logic_tile 4 14 000000000000000000000000010011000000000001010000000000 000000000000000000000011011111101001000010010000000010 001000000001001000000000001101000000000001010000000001 010000000000100011000000001011101011000010010000000000 110000101110000000000110111000000000000000000100000000 000000000000000000000011010001000000000010000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000110000000000000000000000000000000 000000000000000000000100000000000000000000000000000000 000010000000000000000111000000000000000000000000000000 000001000000000000000000000000000000000000000000000000 000000000000000000000010100000000000000000000000000000 000000000000000000000100000000000000000000000000000000 000000000000001000000000001000000000000000000100000010 000000000000001101000000000111000000000010000000000000 .logic_tile 5 14 000000000000000000000111100000000000000000000000000000 000000000000000000000100000000000000000000000000000000 001000000000000001000000001000000000000000000100000000 000000000000000000100000000001000000000010000000000000 110000001000000000000000000000000000000000000000000000 110000000000000000000000000000000000000000000000000000 000010100000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000001000000000000000000100000000 000001000000000000000000001011000000000010000000000000 000000000000000000000110100000000000000000000100000000 000100000000000000000110011001000000000010000000000010 000001000001010001000010000000000000000000000100000010 000010100000000000000000000111000000000010000000000000 000000000000000000000000001000000000000000000101000000 000000000000000000000000001011000000000010000000000000 .logic_tile 6 14 000010000000000111100111001001011001000110100000000000 000001000010000000100000001101101000001111110000000000 001000000000001101100000000101001110000110100000000000 000000000000001111000011100111001011001111110000000000 110000000000000101100111010011111111000110100000000000 000000000000000000000111001111101001001111110000000000 001001000000001001100110000101011011000110100000000001 000000100000001111000011100111111011001111110000000000 000000001000100001100111110101111101000110100000000000 000000000001010000000110100101011101001111110000000010 000000000100001000000011000011111110000110100000000000 000000000000001101000010010001011101001111110000000000 000011100000000111100010010111001101011111110000000000 000011100000000011000010001011101010111111110001100000 000100000000000000000110001000000000000000000100000000 000100000000000101000111111111000000000010000000000000 .logic_tile 7 14 000000001111000001000110010001001100011111110000000100 000000000001011011100011110001101010111111110000000000 001001000000001111000111010011011011000110100000000000 000010000000001111000010000001101100001111110000000000 110000000000000011100010000111111011000110100000000000 100000000000000000100100001101011101001111110000000000 000000000000001011000000001001101111000110100000000000 000000000000000011100010100001011001001111110000000000 000010100000100001100111101011111011000110100000100000 000001000001000000000011101001111100001111110000000000 000000000000000011100010011000000000000000000101000000 000010000000001001100110110101000000000010000000000000 000000000000100000000011100000000000000000000100000000 000000000001010000000000001001000000000010000001000000 000000000000001000000000000000000000000000000100000000 000000000000001101000000001011000000000010000010000000 .logic_tile 8 14 000000000000001001000000000001011001000110100000000000 000000000000000001000011101101011100001111110000000000 001000000000000011000011110000000000000000000000000000 000000000000000000000011110000000000000000000000000000 010000001000000001010111111111011000000110100000000000 010000000000000000000110001101001010001111110000000000 000000000000001111100111010001000001000011100000000100 000000000000000001000110000011001011000011110000000000 000000000000001101100011101001101100000110100000000000 000000000000000111000100001001111100001111110000000000 000010000000001000000111011011111010011111110000100000 000010000000001011000110100101101011111111110000000000 000001001100001000000011100011111001000110100000000000 000000100000001111000100001111101110001111110000000000 000000000010001001000000001000000000000000000100000000 000000000000001101000000000111000000000010000000100000 .logic_tile 9 14 000000000000101001000110001011000000000001010000000001 000000000000011111000010011001101010000010010000000000 001000000000001111110000001111111110000100000000000000 000000000000001111000010010001101001001100000000000000 110000000001001111100000000000000000000000000000000000 000000000000101111100010100000000000000000000000000000 000000000000100011110000001011100000000001000000000000 000000000001000000100000000011000000000000000000000000 000000000000000111000110100001111111000110100010000000 000000000000000000100011111001011000001111110000000000 000000000000000011100010000101101110000110100000000000 000000000100001001100000000101011100001111110000000000 000000000000000000000110100011101010000110100000000000 000000000000000000000100000001111101001111110000000000 000000000000100001100011000000000000000000000100000110 000000000000000000000011110001000000000010000000000000 .ramt_tile 10 14 100000010000000011100000001000000000000000 000000010000000000100010000011001111000000 001000010000000000000000000000000000000000 000000010000001001000000000101001000000000 010000000000000000000010000000000001000000 010000000000001001000000000111001101000000 000000000000000000000000001111100000000000 000000000000000000000000001011100000000000 000000000000010000000000001000000000000000 000000001100100000000000000111000000000000 000000000000000111100010001000000000000000 000000000000000011100010010011000000000000 000000000000000001000010000000000000000000 000000000000001001000000001101000000000000 010000000000000001000010000000000000000000 010000000000000000000100000111000000000000 .logic_tile 11 14 000000000001010000000000000011000000000001010000000001 000000000000100000000000001111101010000001100000000010 001000000000010000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 110000000000000001100000000000000000000000000000000000 000000000000000000100000000000000000000000000000000000 000010000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000010100000000000000000000100000000 000000000000000000000111111011000000000010000001000000 000001000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000110000000000000000000000000000000 000000000000000000000100000000000000000000000000000000 000001000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 12 14 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000001000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000001110000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .io_tile 13 14 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 0 15 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .logic_tile 1 15 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 2 15 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .ramb_tile 3 15 000000000000000000000011110000000000000000 000000000000000111000011000001001001000000 001000000000000111000011100000000001000000 000000000000000000000000001001001000000000 110000000000000011100000000000000001000000 010000000000000000100000000101001101000000 000000000001000011100111001011100000000000 000000000000100000100000001001000000000000 000000000000000111000000011000000000000000 000000000000000111000011001101000000000000 000000000000000000000000000000000000000000 000000000100000111000010000011000000000000 000000000000001000000000000000000000000000 000000000000000011000000000011000000000000 010010000000000000000000000000000000000000 110000000000000000000000000111000000000000 .logic_tile 4 15 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 010001000000000000000111000000000000000000000000000000 110000100000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000100000001 000000000000000000000000001111000000000010000000100000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000110100000000000000000000000000000 000000000000000000000100000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 5 15 000000000000000000000000001000000000000000000100000000 000000000000000000000000001101000000000010000000100001 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 010000000000000000000000000000000000000000000000000000 100000000000000000000000000000000000000000000000000000 000000000000000000000010000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 6 15 000000000000000000010000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 110000000000000000000000001000000000000000000100000000 110000000000000000010000000011000000000010000000000010 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000001111000000000000000000000000000000000000 000000000000000011000011100000000000000000000100000010 000000000000000000000100000111000000000010000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 7 15 000000000000000000010000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 110000001100000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000001100100000000000000000000000000000000100000000 000000000001010001000000000011000000000010000000100000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 8 15 000000000000000111100000010000000000000000000000000000 000000000000000000100011110000000000000000000000000000 001000000000000000000000000000000000000000000100000100 000000000000000000000000001011000000000010000000000000 010100000000000000000000000000000000000000000000000000 010100000000000000000000000000000000000000000000000000 000000000100000000000000000000000000000000000100000000 000000000000000000000000000001000000000010000000000001 000000000000000000000110100000000000000000000000000000 000000000000000000000100000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000010000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 9 15 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 110000000000000000000000000000000000000000000000000000 010000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000100000000000001000000000000000000100000101 000000000001010000000011100011000000000010000000000000 000000000000001000000000001000000000000000000100000000 000000000000001101000000000111000000000010000000100000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000001111000000000000000000000000000000000000 .ramb_tile 10 15 000000000000000111000000000000000001000000 000000000000000000000010011111001000000000 001000000001011001000000001000000000000000 000000000000001101100000000011001000000000 010000000000000000000010001000000000000000 010000000000000000000110001101001011000000 000000000000000000000010000011000000000000 000000000000000000000000001101100000000000 000000000000000000000000011000000000000000 000000000000000000000011000111000000000000 000000000000000001000010001000000000000000 000000000000000001000110011011000000000000 000000000000000000000011001000000000000000 000000000000000000000000001011000000000000 110000000000000111100000001000000000000000 010000000000000000100000000001000000000000 .logic_tile 11 15 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 001000000000010000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 110000000000000000000000000000000000000000000000000000 110000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000100000000000000000000000000000000000000000000 000000000000011000000000000000000000000000000100000000 000000000000100111000000000011000000000010000001000000 000000000000000000000000000000000000000000000000000000 000000000000100000000000000000000000000000000000000000 000000000000000000000111000000000000000000000000000000 000000000000000000000100000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 12 15 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .io_tile 13 15 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 0 16 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .logic_tile 1 16 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 2 16 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .ramt_tile 3 16 100000010000000111100000001000000000000000 000000010000000000100010000101001100000000 001000010000001011100000001000000000000000 000000010000000011100000001101001000000000 010000000000000000000010011000000000000000 010000000000000000000011010011001011000000 000000000000000011100000010111100000000000 000000000000000000000011001101100000000001 000000000000000000000000000000000000000000 000000000000000111000011101011000000000000 000000000000000000000000001000000000000000 000000000000000111000000000111000000000000 000000000000000000000000001000000000000000 000000000000000000000000000111000000000000 010000000000001011100111001000000000000000 010000000000000011000000000001000000000000 .logic_tile 4 16 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000100000000000000000000000000000000000000000000000000 000100000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000001000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000001000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 5 16 000000000000000000000111100000000000000000000000000000 000000000000000000000100000000000000000000000000000000 001000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 010000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000100000011 000000000000000000000000001001000000000010000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 6 16 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000010000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000010000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000010000000000000000000000000000000000 000001000000000000000000000000000000000000000000000000 000000100000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000010000000000000000000000000000000000 .logic_tile 7 16 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 8 16 000000000001010000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000010000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 9 16 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000010100000000000000000000000000000000000000000000000 000001000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .ramt_tile 10 16 100001010000000000000000000000000001000000 000010011000001111000000000011001111000000 001000010000000000000000000000000001000000 000000010000000000000000000101001010000000 110000000000000000000010000000000001000000 110000000000000001000110010111001101000000 000000000000001000000000001001000000000000 000000000000000011000000001011000000001000 000000000000000000000000001000000000000000 000000000000000011000000000111000000000000 000000000000001000000010000000000000000000 000000000000000111000110001101000000000000 000000000000000001000111100000000000000000 000000000000000001100000001101000000000000 110000000000000001000111000000000000000000 010000000000000000100100000111000000000000 .logic_tile 11 16 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000100000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000100000000000000000000000000000000000000000000000000 000100000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000010000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .logic_tile 12 16 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 000000000000000000000000000000000000000000000000000000 .io_tile 13 16 000000000000000000 000000000000000000 000000000000000000 000000000000001000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 1 17 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 2 17 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 3 17 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 4 17 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000001100000 000000000000000000 000000000000000000 .io_tile 5 17 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 6 17 000000110000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000100 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 7 17 000000000000000000 000000000000000000 000001011000000000 000000001000000000 000000000000001100 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 8 17 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000001100000 000000000000000000 000000000000000000 .io_tile 9 17 000000000000000000 000000000000000000 000000000000000000 000000000000011000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 10 17 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 11 17 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .io_tile 12 17 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000100000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 000000000000000000 .ram_data 10 13 0100000100010001000000000000000100000001000001000101000001010000 0101010100010000010100000100000100000100010100000100010001000101 0001000101010100010001010000010000000101000001010000010101000001 0000000101010100010000010001010101010000000001000100010000010001 0101010000000000000101010001000000000000000000010001000000000100 0101000000010001000101000000010000000000010100010100000000000101 0101010100000101010000010101010000010000010100000100000100000100 0000010000000101000001010100010000000001010001000101000001000001 0000000000000000000000000000010000000101010100000000000000000100 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 .ram_data 10 15 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 .ram_data 3 11 0000000001010100000100000000010000000100010000000101000001010000 0000000100000000010100000000010000000000010100000001000100010001 0101010101000001010101000001010000000101010100000000010001010000 0100010001000101000100000100010000000000000000010001010000000000 0000010000000000000100000100000001000000000001000000000001010000 0101000000010001000100010100000000000000010101000000000000000000 0100000001000100010100000000000100000000010100000100010000000100 0000010000000101000000000000010000000100010001010101000001010001 0000000000000000000000000000010001000000010100000000010100000101 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 .ram_data 3 9 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 .ram_data 10 3 0100000101010001000100000000000000000000010100000101000001010000 0000010000000000000000000101000000000101010100000000000000000000 0001000100010101010000010100000000000101000001000101000101010100 0000000000010100010101000000000000010101000000000101010100010101 0000000000000000000000010001000100000000000001010100000001010000 0101000000000000000000000001010100000000010101000000010000000001 0100010001000001010101000000010000000000000000000100000000000100 0000000000000101000000000000000000000101000101010101000001010100 0000000000000000000000000000000000000001010100000000010100010101 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 .ram_data 10 1 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 .ram_data 3 3 0101010001010101000000000101010001000000000101000101010101010001 0000000000000101000000000100010001000100010101000100010001000100 0101010101010100010001010000000000010100000101010000010101010000 0101000101010101010000000001000001010000010001000100010101000100 0000000001010000000000000101010101000100000001010000000000000100 0101010000010001000100010000010000000100010000000100000001010000 0000010100000101010100000000000000000101000000000001010001000001 0100000000000101000000000100000001010101010001000101010001000101 0000000000000000000000000000000000000000010101000000010101000101 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 .ram_data 3 1 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 .ram_data 10 5 0101010000010100010000000100000001000101010001000000010001010100 0100010100000100000001010101000001000101010101000101010101010101 0100010001000101010001000101000001010101000001000101010000010101 0100010001000001010101010100010001000000010001010101000101000001 0100000001000000000000000100010000000100000000010101000001000100 0101010001010101010101010000010000000100010101000100000001000100 0100010001010100000101010100010100000100000001010101000001000101 0100010000000101000001000100000001000101000101010101010101010101 0000000000000000000000000000000001000100010101000000000101000101 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 .ram_data 10 7 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 .ram_data 3 7 0000000001000000000001000000000000000000000000000000000001010000 0100000000000000000000000000000000000000010100000000000000000000 0001000000000000000000000000000000000000010000000000000001000000 0000000000000100000000000000000000000000000000000000010000000001 0000000000000000010001000000000000000000000001000000000000000000 0101000000000000000000000001000000000000000000000000000000000000 0000000000000000010000000100000000000000000000000000000000000000 0000000000000000000000000000000000000000010000000101000000000000 0000000000000000000000000000000000000000010100000000010100000101 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 .ram_data 3 5 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 .ram_data 3 13 0000000001000001000100000000000000000100010000000000000000000000 0100000000000000000000000000000000000000000000000101010101010101 0000000101000000000001000100000000000001010000000000000001000001 0000000001000100000100000001000100000000000001010000010000010000 0100000000000000010000010001000000000000000001000001000001000000 0000000001010101010101010100000100000000000001000000000000000001 0001000100000000010000010100000000000000000000000000000000000000 0000000100000100000001000000000000000000010000010101000000000100 0000000000000000000000000000000000000001010100000000010000000101 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 .ram_data 3 15 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 .ram_data 10 11 0001000101010001010100000101000001010100010100010000010100000101 0101010000000101000001010000000001010100000001010100010001000100 0000000000000000000101000100000001010100010101000101000001010001 0101000101000101010000010001010100000000010101000000010100010001 0101000001010000010101010001010100000101000001010001000001010001 0000010101000100010001000101000001000101000001010001000001010101 0101010001010000010100010101010000000101000001010000000001010100 0101010100000101000001010001000001010001010100000001010100000101 0000000000000000000000000000000001010101010101010000010101010101 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 .ram_data 10 9 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000 .sym 0 clkin$2 .sym 1 pll1.clock_out$2 .sym 2 sys1.cpu.regbk1.r5.wr$2 .sym 4 sys1.cpu.regbk1.r7.wr$2 .sym 5 sys1.utx1.wr$2 .sym 6 sys1.cpu.regbk1.r6.wr$2 .sym 7 $abc$4366$n757$2 .sym 8 sys1.cpu.regbk1.r4.wr$2 .sym 179 sys1.utx1.cntbit[2] .sym 180 sys1.utx1.cntbit[3] .sym 181 sys1.utx1.cntbit[0] .sym 291 $abc$4366$n770 .sym 292 $abc$4366$n761 .sym 295 $abc$4366$n766 .sym 297 sys1.utx1.cntbit[1] .sym 410 txd$2 .sym 637 sys1.cpu.regbk1.r6.q[6] .sym 748 $abc$4366$n757 .sym 753 sys1.cpu.regbk1.r5.q[6] .sym 830 $abc$4366$n757 .sym 836 clkin$2 .sym 944 sys1.cpu.regbk1.r7.wr .sym 1089 $abc$4366$n759 .sym 1093 $abc$4366$n509 .sym 1094 sys1.utx1.cnt[1] .sym 1204 sys1.utx1.cnt[2] .sym 1205 sys1.utx1.cnt[3] .sym 1206 sys1.utx1.cnt[4] .sym 1207 sys1.utx1.cnt[5] .sym 1208 sys1.utx1.cnt[6] .sym 1209 sys1.utx1.cnt[7] .sym 1289 txd$2 .sym 1316 sys1.utx1.cnt[8] .sym 1321 sys1.utx1.cnt[0] .sym 1848 $false .sym 2236 sys1.utx1.shr[7] .sym 2282 $true .sym 2319 sys1.utx1.cntbit[0]$2 .sym 2320 $false .sym 2321 sys1.utx1.cntbit[0] .sym 2322 $false .sym 2323 $false .sym 2325 $auto$alumacc.cc:474:replace_alu$570.C[2] .sym 2327 $false .sym 2328 sys1.utx1.cntbit[1] .sym 2331 $auto$alumacc.cc:474:replace_alu$570.C[3] .sym 2332 $false .sym 2333 $false .sym 2334 sys1.utx1.cntbit[2] .sym 2335 $auto$alumacc.cc:474:replace_alu$570.C[2] .sym 2338 $false .sym 2339 $false .sym 2340 sys1.utx1.cntbit[3] .sym 2341 $auto$alumacc.cc:474:replace_alu$570.C[3] .sym 2344 $false .sym 2345 $true$2 .sym 2346 sys1.utx1.cntbit[0] .sym 2347 $false .sym 2366 $abc$4366$n761 .sym 2367 pll1.clock_out$2 .sym 2368 sys1.utx1.wr$2 .sym 2370 sys1.utx1.shr[5] .sym 2376 sys1.utx1.shr[6] .sym 2455 $abc$4366$n509 .sym 2456 sys1.utx1.cntbit[1] .sym 2457 sys1.utx1.cntbit[3] .sym 2458 sys1.utx1.wr$2 .sym 2461 $abc$4366$n509 .sym 2462 sys1.utx1.wr$2 .sym 2463 $false .sym 2464 $false .sym 2479 sys1.utx1.cntbit[0] .sym 2480 $abc$4366$n509 .sym 2481 sys1.utx1.wr$2 .sym 2482 $false .sym 2491 sys1.utx1.cntbit[1] .sym 2492 $false .sym 2493 $false .sym 2494 $false .sym 2501 $abc$4366$n766 .sym 2502 pll1.clock_out$2 .sym 2503 sys1.utx1.wr$2 .sym 2505 sys1.utx1.shr[3] .sym 2508 sys1.utx1.shr[4] .sym 2620 sys1.utx1.shr[1] .sym 2621 $false .sym 2622 $false .sym 2623 $false .sym 2636 $abc$4366$n761 .sym 2637 pll1.clock_out$2 .sym 2638 sys1.utx1.wr$2 .sym 2645 sys1.cpu.regbk1.r7.wr .sym 2774 sys1.cpu.regbk1.r3.q[6] .sym 2779 sys1.cpu.regbk1.r3.q[8] .sym 2884 sys1.cpu.flags1.f[6] .sym 2885 $false .sym 2886 $false .sym 2887 $false .sym 2906 sys1.cpu.regbk1.r6.wr$2 .sym 2907 pll1.clock_out$2 .sym 2908 $false .sym 2911 $abc$4366$n670 .sym 2912 sys1.cpu.regbk1.r7.q[0] .sym 2916 sys1.cpu.regbk1.r7.q[6] .sym 3007 $abc$4366$n509 .sym 3008 $abc$4366$n0 .sym 3009 $false .sym 3010 $false .sym 3037 sys1.cpu.flags1.f[6] .sym 3038 $false .sym 3039 $false .sym 3040 $false .sym 3041 sys1.cpu.regbk1.r5.wr$2 .sym 3042 pll1.clock_out$2 .sym 3043 $false .sym 3044 sys1.cpu.regbk1.r4.q[6] .sym 3049 sys1.cpu.regbk1.r4.q[0] .sym 3179 sys1.cpu.alu1.sa[14] .sym 3180 sys1.cpu.regbk1.r3.q[4] .sym 3182 sys1.cpu.regbk1.r3.q[5] .sym 3319 sys1.cpu.regbk1.r5.q[4] .sym 3321 sys1.cpu.regbk1.r5.q[5] .sym 3406 $abc$4366$n757$2 .sym 3407 sys1.utx1.cnt[0] .sym 3408 $false .sym 3409 $false .sym 3430 sys1.utx1.cnt[5] .sym 3431 sys1.utx1.cnt[8] .sym 3432 sys1.utx1.cnt[7] .sym 3433 $false .sym 3436 sys1.utx1.cnt[1] .sym 3437 $false .sym 3438 $false .sym 3439 $false .sym 3446 $abc$4366$n759 .sym 3447 pll1.clock_out$2 .sym 3448 $abc$4366$n757$2 .sym 3451 sys1.cpu.regbk1.r4.q[8] .sym 3497 $true .sym 3534 sys1.utx1.cnt[0]$2 .sym 3535 $false .sym 3536 sys1.utx1.cnt[0] .sym 3537 $false .sym 3538 $false .sym 3540 $auto$alumacc.cc:474:replace_alu$579.C[2] .sym 3542 $false .sym 3543 sys1.utx1.cnt[1] .sym 3546 $auto$alumacc.cc:474:replace_alu$579.C[3] .sym 3547 $false .sym 3548 $false .sym 3549 sys1.utx1.cnt[2] .sym 3550 $auto$alumacc.cc:474:replace_alu$579.C[2] .sym 3552 $auto$alumacc.cc:474:replace_alu$579.C[4] .sym 3553 $false .sym 3554 $false .sym 3555 sys1.utx1.cnt[3] .sym 3556 $auto$alumacc.cc:474:replace_alu$579.C[3] .sym 3558 $auto$alumacc.cc:474:replace_alu$579.C[5] .sym 3559 $false .sym 3560 $false .sym 3561 sys1.utx1.cnt[4] .sym 3562 $auto$alumacc.cc:474:replace_alu$579.C[4] .sym 3564 $auto$alumacc.cc:474:replace_alu$579.C[6] .sym 3565 $false .sym 3566 $false .sym 3567 sys1.utx1.cnt[5] .sym 3568 $auto$alumacc.cc:474:replace_alu$579.C[5] .sym 3570 $auto$alumacc.cc:474:replace_alu$579.C[7] .sym 3571 $false .sym 3572 $false .sym 3573 sys1.utx1.cnt[6] .sym 3574 $auto$alumacc.cc:474:replace_alu$579.C[6] .sym 3576 $auto$alumacc.cc:474:replace_alu$579.C[8] .sym 3577 $false .sym 3578 $false .sym 3579 sys1.utx1.cnt[7] .sym 3580 $auto$alumacc.cc:474:replace_alu$579.C[7] .sym 3581 $true .sym 3582 pll1.clock_out$2 .sym 3583 $abc$4366$n757$2 .sym 3670 $false .sym 3671 $false .sym 3672 sys1.utx1.cnt[8] .sym 3673 $auto$alumacc.cc:474:replace_alu$579.C[8] .sym 3700 $false .sym 3701 $true$2 .sym 3702 sys1.utx1.cnt[0] .sym 3703 $false .sym 3716 $true .sym 3717 pll1.clock_out$2 .sym 3718 $abc$4366$n757$2 .sym 3720 sys1.cpu.regbk1.r5.q[12] .sym 4211 $true$2 .sym 4240 $abc$4366$n928 .sym 4368 $abc$4366$n931 .sym 4527 $abc$4366$n929 .sym 4610 sys1.cpu.regbk1.b[6] .sym 4611 sys1.utx1.shr[8] .sym 4612 sys1.utx1.wr$2 .sym 4613 $false .sym 4644 $abc$4366$n761 .sym 4645 pll1.clock_out$2 .sym 4646 $false .sym 4650 $abc$4366$n932 .sym 4727 sys1.cpu.regbk1.b[4] .sym 4728 sys1.utx1.shr[6] .sym 4729 sys1.utx1.wr$2 .sym 4730 $false .sym 4763 sys1.cpu.regbk1.b[5] .sym 4764 sys1.utx1.shr[7] .sym 4765 sys1.utx1.wr$2 .sym 4766 $false .sym 4767 $abc$4366$n761 .sym 4768 pll1.clock_out$2 .sym 4769 $false .sym 4773 $abc$4366$n940 .sym 4850 sys1.cpu.regbk1.b[2] .sym 4851 sys1.utx1.shr[4] .sym 4852 sys1.utx1.wr$2 .sym 4853 $false .sym 4868 sys1.cpu.regbk1.b[3] .sym 4869 sys1.utx1.shr[5] .sym 4870 sys1.utx1.wr$2 .sym 4871 $false .sym 4890 $abc$4366$n761 .sym 4891 pll1.clock_out$2 .sym 4892 $false .sym 4896 $abc$4366$n943 .sym 5003 sys1.cpu.ireg1.q[6] .sym 5004 $abc$4366$n896_1 .sym 5005 $false .sym 5006 $false .sym 5019 $abc$4366$n941 .sym 5090 sys1.cpu.flags1.f[6] .sym 5091 $false .sym 5092 $false .sym 5093 $false .sym 5120 sys1.cpu.flags1.f[8] .sym 5121 $false .sym 5122 $false .sym 5123 $false .sym 5136 sys1.cpu.regbk1.r3.wr .sym 5137 pll1.clock_out$2 .sym 5138 $false .sym 5142 $abc$4366$n944 .sym 5225 sys1.cpu.decoding1.jr .sym 5226 sys1.cpu.ireg1.q[4] .sym 5227 sys1.cpu.ireg1.q[5] .sym 5228 sys1.cpu.ireg1.q[3] .sym 5231 sys1.cpu.flags1.f[0] .sym 5232 $false .sym 5233 $false .sym 5234 $false .sym 5255 sys1.cpu.flags1.f[6] .sym 5256 $false .sym 5257 $false .sym 5258 $false .sym 5259 sys1.cpu.regbk1.r7.wr$2 .sym 5260 pll1.clock_out$2 .sym 5261 $false .sym 5265 $abc$4366$n916 .sym 5336 sys1.cpu.flags1.f[6] .sym 5337 $false .sym 5338 $false .sym 5339 $false .sym 5366 sys1.cpu.flags1.f[0] .sym 5367 $false .sym 5368 $false .sym 5369 $false .sym 5382 sys1.cpu.regbk1.r4.wr$2 .sym 5383 pll1.clock_out$2 .sym 5384 $false .sym 5388 $abc$4366$n919 .sym 5459 $abc$4366$n678 .sym 5460 sys1.cpu.alu1.a[14] .sym 5461 $false .sym 5462 $false .sym 5465 sys1.cpu.flags1.f[4] .sym 5466 $false .sym 5467 $false .sym 5468 $false .sym 5477 sys1.cpu.flags1.f[5] .sym 5478 $false .sym 5479 $false .sym 5480 $false .sym 5505 sys1.cpu.regbk1.r3.wr .sym 5506 pll1.clock_out$2 .sym 5507 $false .sym 5511 $abc$4366$n917 .sym 5612 sys1.cpu.flags1.f[4] .sym 5613 $false .sym 5614 $false .sym 5615 $false .sym 5624 sys1.cpu.flags1.f[5] .sym 5625 $false .sym 5626 $false .sym 5627 $false .sym 5628 sys1.cpu.regbk1.r5.wr$2 .sym 5629 pll1.clock_out$2 .sym 5630 $false .sym 5634 $abc$4366$n920 .sym 5717 sys1.cpu.flags1.f[8] .sym 5718 $false .sym 5719 $false .sym 5720 $false .sym 5751 sys1.cpu.regbk1.r4.wr$2 .sym 5752 pll1.clock_out$2 .sym 5753 $false .sym 5757 $abc$4366$n947 .sym 5880 $abc$4366$n950 .sym 5957 sys1.cpu.flags1.f[12] .sym 5958 $false .sym 5959 $false .sym 5960 $false .sym 5997 sys1.cpu.regbk1.r5.wr$2 .sym 5998 pll1.clock_out$2 .sym 5999 $false .sym 6003 $abc$4366$n946 .sym 6126 $abc$4366$n949 .sym 6430 $undef .sym 6431 $undef .sym 6432 $undef .sym 6433 $undef .sym 6434 $undef .sym 6435 $undef .sym 6436 $undef .sym 6437 $undef .sym 6438 sys1.addr[0] .sym 6439 sys1.addr[1] .sym 6440 sys1.addr[10] .sym 6441 sys1.addr[2] .sym 6442 sys1.addr[3] .sym 6443 sys1.addr[4] .sym 6444 sys1.addr[5] .sym 6445 sys1.addr[6] .sym 6446 sys1.addr[7] .sym 6447 sys1.addr[8] .sym 6448 sys1.addr[9] .sym 6449 pll1.clock_out$2 .sym 6450 $abc$4366$n978 .sym 6451 $undef .sym 6452 $undef .sym 6453 $undef .sym 6454 sys1.cpu.regbk1.b[6] .sym 6455 $undef .sym 6456 $undef .sym 6457 $undef .sym 6458 $undef .sym 6459 $true$2 .sym 6560 $abc$4366$n3 .sym 6567 sys1.utx1.shr[8] .sym 6568 $undef .sym 6569 $undef .sym 6570 $undef .sym 6571 $undef .sym 6572 $undef .sym 6573 $undef .sym 6574 $undef .sym 6575 $undef .sym 6576 sys1.addr[0] .sym 6577 sys1.addr[1] .sym 6578 sys1.addr[10] .sym 6579 sys1.addr[2] .sym 6580 sys1.addr[3] .sym 6581 sys1.addr[4] .sym 6582 sys1.addr[5] .sym 6583 sys1.addr[6] .sym 6584 sys1.addr[7] .sym 6585 sys1.addr[8] .sym 6586 sys1.addr[9] .sym 6587 pll1.clock_out$2 .sym 6588 $abc$4366$n977 .sym 6589 $true$2 .sym 6590 $undef .sym 6591 sys1.cpu.regbk1.b[7] .sym 6592 $undef .sym 6593 $undef .sym 6594 $undef .sym 6595 $undef .sym 6596 $undef .sym 6597 $undef .sym 6662 sys1.cpu.di[6] .sym 6664 sys1.cpu.di[7] .sym 6667 $abc$4366$n0 .sym 6670 $undef .sym 6671 $undef .sym 6672 $undef .sym 6673 $undef .sym 6674 $undef .sym 6675 $undef .sym 6676 $undef .sym 6677 $undef .sym 6678 sys1.addr[0] .sym 6679 sys1.addr[1] .sym 6680 sys1.addr[10] .sym 6681 sys1.addr[2] .sym 6682 sys1.addr[3] .sym 6683 sys1.addr[4] .sym 6684 sys1.addr[5] .sym 6685 sys1.addr[6] .sym 6686 sys1.addr[7] .sym 6687 sys1.addr[8] .sym 6688 sys1.addr[9] .sym 6689 pll1.clock_out$2 .sym 6690 $abc$4366$n975 .sym 6691 $undef .sym 6692 $undef .sym 6693 $undef .sym 6694 sys1.cpu.regbk1.b[6] .sym 6695 $undef .sym 6696 $undef .sym 6697 $undef .sym 6698 $undef .sym 6699 $true$2 .sym 6768 sys1.utx1.shr[2] .sym 6770 sys1.utx1.shr[1] .sym 6772 $undef .sym 6773 $undef .sym 6774 $undef .sym 6775 $undef .sym 6776 $undef .sym 6777 $undef .sym 6778 $undef .sym 6779 $undef .sym 6780 sys1.addr[0] .sym 6781 sys1.addr[1] .sym 6782 sys1.addr[10] .sym 6783 sys1.addr[2] .sym 6784 sys1.addr[3] .sym 6785 sys1.addr[4] .sym 6786 sys1.addr[5] .sym 6787 sys1.addr[6] .sym 6788 sys1.addr[7] .sym 6789 sys1.addr[8] .sym 6790 sys1.addr[9] .sym 6791 pll1.clock_out$2 .sym 6792 $abc$4366$n974 .sym 6793 $true$2 .sym 6794 $undef .sym 6795 sys1.cpu.regbk1.b[7] .sym 6796 $undef .sym 6797 $undef .sym 6798 $undef .sym 6799 $undef .sym 6800 $undef .sym 6801 $undef .sym 6867 $abc$4366$n645 .sym 6870 $abc$4366$n641 .sym 6871 $true$2 .sym 6872 sys1.cpu.ireg1.q[3] .sym 6874 $undef .sym 6875 $undef .sym 6876 $undef .sym 6877 $undef .sym 6878 $undef .sym 6879 $undef .sym 6880 $undef .sym 6881 $undef .sym 6882 sys1.addr[0] .sym 6883 sys1.addr[1] .sym 6884 sys1.addr[10] .sym 6885 sys1.addr[2] .sym 6886 sys1.addr[3] .sym 6887 sys1.addr[4] .sym 6888 sys1.addr[5] .sym 6889 sys1.addr[6] .sym 6890 sys1.addr[7] .sym 6891 sys1.addr[8] .sym 6892 sys1.addr[9] .sym 6893 pll1.clock_out$2 .sym 6894 $abc$4366$n978 .sym 6895 $undef .sym 6896 $undef .sym 6897 $undef .sym 6898 sys1.cpu.regbk1.b[10] .sym 6899 $undef .sym 6900 $undef .sym 6901 $undef .sym 6902 $undef .sym 6903 $true$2 .sym 6969 sys1.cpu.regbk1.r2.q[0] .sym 6975 sys1.cpu.regbk1.r2.q[6] .sym 6976 $undef .sym 6977 $undef .sym 6978 $undef .sym 6979 $undef .sym 6980 $undef .sym 6981 $undef .sym 6982 $undef .sym 6983 $undef .sym 6984 sys1.addr[0] .sym 6985 sys1.addr[1] .sym 6986 sys1.addr[10] .sym 6987 sys1.addr[2] .sym 6988 sys1.addr[3] .sym 6989 sys1.addr[4] .sym 6990 sys1.addr[5] .sym 6991 sys1.addr[6] .sym 6992 sys1.addr[7] .sym 6993 sys1.addr[8] .sym 6994 sys1.addr[9] .sym 6995 pll1.clock_out$2 .sym 6996 $abc$4366$n977 .sym 6997 $true$2 .sym 6998 $undef .sym 6999 sys1.cpu.regbk1.b[11] .sym 7000 $undef .sym 7001 $undef .sym 7002 $undef .sym 7003 $undef .sym 7004 $undef .sym 7005 $undef .sym 7070 sys1.cpu.regbk1.b[6] .sym 7071 $abc$4366$n713 .sym 7072 $abc$4366$n710 .sym 7073 $abc$4366$n711 .sym 7074 $abc$4366$n828_1 .sym 7075 $abc$4366$n826 .sym 7076 $abc$4366$n825_1 .sym 7077 sys1.cpu.alu1.a[6] .sym 7078 $undef .sym 7079 $undef .sym 7080 $undef .sym 7081 $undef .sym 7082 $undef .sym 7083 $undef .sym 7084 $undef .sym 7085 $undef .sym 7086 sys1.addr[0] .sym 7087 sys1.addr[1] .sym 7088 sys1.addr[10] .sym 7089 sys1.addr[2] .sym 7090 sys1.addr[3] .sym 7091 sys1.addr[4] .sym 7092 sys1.addr[5] .sym 7093 sys1.addr[6] .sym 7094 sys1.addr[7] .sym 7095 sys1.addr[8] .sym 7096 sys1.addr[9] .sym 7097 pll1.clock_out$2 .sym 7098 $abc$4366$n975 .sym 7099 $undef .sym 7100 $undef .sym 7101 $undef .sym 7102 sys1.cpu.regbk1.b[10] .sym 7103 $undef .sym 7104 $undef .sym 7105 $undef .sym 7106 $undef .sym 7107 $true$2 .sym 7172 $abc$4366$n666 .sym 7173 $abc$4366$n827 .sym 7174 $abc$4366$n712 .sym 7175 $abc$4366$n675 .sym 7176 $abc$4366$n667 .sym 7178 $abc$4366$n669 .sym 7179 sys1.cpu.regbk1.r1.q[6] .sym 7180 $undef .sym 7181 $undef .sym 7182 $undef .sym 7183 $undef .sym 7184 $undef .sym 7185 $undef .sym 7186 $undef .sym 7187 $undef .sym 7188 sys1.addr[0] .sym 7189 sys1.addr[1] .sym 7190 sys1.addr[10] .sym 7191 sys1.addr[2] .sym 7192 sys1.addr[3] .sym 7193 sys1.addr[4] .sym 7194 sys1.addr[5] .sym 7195 sys1.addr[6] .sym 7196 sys1.addr[7] .sym 7197 sys1.addr[8] .sym 7198 sys1.addr[9] .sym 7199 pll1.clock_out$2 .sym 7200 $abc$4366$n974 .sym 7201 $true$2 .sym 7202 $undef .sym 7203 sys1.cpu.regbk1.b[11] .sym 7204 $undef .sym 7205 $undef .sym 7206 $undef .sym 7207 $undef .sym 7208 $undef .sym 7209 $undef .sym 7274 $abc$4366$n821_1 .sym 7275 sys1.cpu.di[2] .sym 7276 $abc$4366$n707 .sym 7278 sys1.cpu.di[3] .sym 7279 sys1.cpu.regbk1.b[5] .sym 7280 $abc$4366$n820_1 .sym 7281 sys1.cpu.regbk1.r4.q[5] .sym 7282 $undef .sym 7283 $undef .sym 7284 $undef .sym 7285 $undef .sym 7286 $undef .sym 7287 $undef .sym 7288 $undef .sym 7289 $undef .sym 7290 sys1.addr[0] .sym 7291 sys1.addr[1] .sym 7292 sys1.addr[10] .sym 7293 sys1.addr[2] .sym 7294 sys1.addr[3] .sym 7295 sys1.addr[4] .sym 7296 sys1.addr[5] .sym 7297 sys1.addr[6] .sym 7298 sys1.addr[7] .sym 7299 sys1.addr[8] .sym 7300 sys1.addr[9] .sym 7301 pll1.clock_out$2 .sym 7302 $abc$4366$n978 .sym 7303 $undef .sym 7304 $undef .sym 7305 $undef .sym 7306 sys1.cpu.regbk1.b[2] .sym 7307 $undef .sym 7308 $undef .sym 7309 $undef .sym 7310 $undef .sym 7311 $true$2 .sym 7376 $abc$4366$n701 .sym 7377 $abc$4366$n817_1 .sym 7378 $abc$4366$n818_1 .sym 7380 sys1.cpu.regbk1.b[4] .sym 7381 $abc$4366$n699 .sym 7382 sys1.cpu.alu1.a[4] .sym 7383 sys1.cpu.regbk1.r2.q[4] .sym 7384 $undef .sym 7385 $undef .sym 7386 $undef .sym 7387 $undef .sym 7388 $undef .sym 7389 $undef .sym 7390 $undef .sym 7391 $undef .sym 7392 sys1.addr[0] .sym 7393 sys1.addr[1] .sym 7394 sys1.addr[10] .sym 7395 sys1.addr[2] .sym 7396 sys1.addr[3] .sym 7397 sys1.addr[4] .sym 7398 sys1.addr[5] .sym 7399 sys1.addr[6] .sym 7400 sys1.addr[7] .sym 7401 sys1.addr[8] .sym 7402 sys1.addr[9] .sym 7403 pll1.clock_out$2 .sym 7404 $abc$4366$n977 .sym 7405 $true$2 .sym 7406 $undef .sym 7407 sys1.cpu.regbk1.b[3] .sym 7408 $undef .sym 7409 $undef .sym 7410 $undef .sym 7411 $undef .sym 7412 $undef .sym 7413 $undef .sym 7479 $abc$4366$n700 .sym 7482 $abc$4366$n816_1 .sym 7484 sys1.cpu.regbk1.r7.q[8] .sym 7485 sys1.cpu.regbk1.r7.q[4] .sym 7486 $undef .sym 7487 $undef .sym 7488 $undef .sym 7489 $undef .sym 7490 $undef .sym 7491 $undef .sym 7492 $undef .sym 7493 $undef .sym 7494 sys1.addr[0] .sym 7495 sys1.addr[1] .sym 7496 sys1.addr[10] .sym 7497 sys1.addr[2] .sym 7498 sys1.addr[3] .sym 7499 sys1.addr[4] .sym 7500 sys1.addr[5] .sym 7501 sys1.addr[6] .sym 7502 sys1.addr[7] .sym 7503 sys1.addr[8] .sym 7504 sys1.addr[9] .sym 7505 pll1.clock_out$2 .sym 7506 $abc$4366$n975 .sym 7507 $undef .sym 7508 $undef .sym 7509 $undef .sym 7510 sys1.cpu.regbk1.b[2] .sym 7511 $undef .sym 7512 $undef .sym 7513 $undef .sym 7514 $undef .sym 7515 $true$2 .sym 7582 sys1.cpu.regbk1.r4.q[4] .sym 7588 $undef .sym 7589 $undef .sym 7590 $undef .sym 7591 $undef .sym 7592 $undef .sym 7593 $undef .sym 7594 $undef .sym 7595 $undef .sym 7596 sys1.addr[0] .sym 7597 sys1.addr[1] .sym 7598 sys1.addr[10] .sym 7599 sys1.addr[2] .sym 7600 sys1.addr[3] .sym 7601 sys1.addr[4] .sym 7602 sys1.addr[5] .sym 7603 sys1.addr[6] .sym 7604 sys1.addr[7] .sym 7605 sys1.addr[8] .sym 7606 sys1.addr[9] .sym 7607 pll1.clock_out$2 .sym 7608 $abc$4366$n974 .sym 7609 $true$2 .sym 7610 $undef .sym 7611 sys1.cpu.regbk1.b[3] .sym 7612 $undef .sym 7613 $undef .sym 7614 $undef .sym 7615 $undef .sym 7616 $undef .sym 7617 $undef .sym 7682 sys1.cpu.di[12] .sym 7683 sys1.cpu.di[13] .sym 7684 sys1.cpu.regbk1.r6.q[14] .sym 7689 sys1.cpu.regbk1.r6.q[4] .sym 7690 $undef .sym 7691 $undef .sym 7692 $undef .sym 7693 $undef .sym 7694 $undef .sym 7695 $undef .sym 7696 $undef .sym 7697 $undef .sym 7698 sys1.addr[0] .sym 7699 sys1.addr[1] .sym 7700 sys1.addr[10] .sym 7701 sys1.addr[2] .sym 7702 sys1.addr[3] .sym 7703 sys1.addr[4] .sym 7704 sys1.addr[5] .sym 7705 sys1.addr[6] .sym 7706 sys1.addr[7] .sym 7707 sys1.addr[8] .sym 7708 sys1.addr[9] .sym 7709 pll1.clock_out$2 .sym 7710 $abc$4366$n975 .sym 7711 $undef .sym 7712 $undef .sym 7713 $undef .sym 7714 sys1.cpu.regbk1.b[12] .sym 7715 $undef .sym 7716 $undef .sym 7717 $undef .sym 7718 $undef .sym 7719 $true$2 .sym 7788 sys1.cpu.regbk1.r1.q[4] .sym 7792 $undef .sym 7793 $undef .sym 7794 $undef .sym 7795 $undef .sym 7796 $undef .sym 7797 $undef .sym 7798 $undef .sym 7799 $undef .sym 7800 sys1.addr[0] .sym 7801 sys1.addr[1] .sym 7802 sys1.addr[10] .sym 7803 sys1.addr[2] .sym 7804 sys1.addr[3] .sym 7805 sys1.addr[4] .sym 7806 sys1.addr[5] .sym 7807 sys1.addr[6] .sym 7808 sys1.addr[7] .sym 7809 sys1.addr[8] .sym 7810 sys1.addr[9] .sym 7811 pll1.clock_out$2 .sym 7812 $abc$4366$n974 .sym 7813 $true$2 .sym 7814 $undef .sym 7815 sys1.cpu.regbk1.b[13] .sym 7816 $undef .sym 7817 $undef .sym 7818 $undef .sym 7819 $undef .sym 7820 $undef .sym 7821 $undef .sym 7894 $undef .sym 7895 $undef .sym 7896 $undef .sym 7897 $undef .sym 7898 $undef .sym 7899 $undef .sym 7900 $undef .sym 7901 $undef .sym 7902 sys1.addr[0] .sym 7903 sys1.addr[1] .sym 7904 sys1.addr[10] .sym 7905 sys1.addr[2] .sym 7906 sys1.addr[3] .sym 7907 sys1.addr[4] .sym 7908 sys1.addr[5] .sym 7909 sys1.addr[6] .sym 7910 sys1.addr[7] .sym 7911 sys1.addr[8] .sym 7912 sys1.addr[9] .sym 7913 pll1.clock_out$2 .sym 7914 $abc$4366$n978 .sym 7915 $undef .sym 7916 $undef .sym 7917 $undef .sym 7918 sys1.cpu.regbk1.b[12] .sym 7919 $undef .sym 7920 $undef .sym 7921 $undef .sym 7922 $undef .sym 7923 $true$2 .sym 7992 $undef .sym 7993 $undef .sym 7994 $undef .sym 7995 $undef .sym 7996 $undef .sym 7997 $undef .sym 7998 $undef .sym 7999 $undef .sym 8000 sys1.addr[0] .sym 8001 sys1.addr[1] .sym 8002 sys1.addr[10] .sym 8003 sys1.addr[2] .sym 8004 sys1.addr[3] .sym 8005 sys1.addr[4] .sym 8006 sys1.addr[5] .sym 8007 sys1.addr[6] .sym 8008 sys1.addr[7] .sym 8009 sys1.addr[8] .sym 8010 sys1.addr[9] .sym 8011 pll1.clock_out$2 .sym 8012 $abc$4366$n977 .sym 8013 $true$2 .sym 8014 $undef .sym 8015 sys1.cpu.regbk1.b[13] .sym 8016 $undef .sym 8017 $undef .sym 8018 $undef .sym 8019 $undef .sym 8020 $undef .sym 8021 $undef .sym 8408 sys1.cpu.ireg1.q[4] .sym 8479 sys1.utx1.wr$2 .sym 8480 $false .sym 8481 $false .sym 8482 $false .sym 8521 sys1.cpu.regbk1.b[7] .sym 8522 $false .sym 8523 $false .sym 8524 $false .sym 8525 $abc$4366$n761 .sym 8526 pll1.clock_out$2 .sym 8527 $abc$4366$n3 .sym 8528 $abc$4366$n628 .sym 8529 $abc$4366$n625 .sym 8530 sys1.cpu.alu1.sb[6] .sym 8531 sys1.cpu.alu1.b[7] .sym 8532 sys1.cpu.ireg1.q[6] .sym 8534 sys1.cpu.ireg1.q[7] .sym 8602 $abc$4366$n928 .sym 8603 $abc$4366$n929 .sym 8604 $abc$4366$n911 .sym 8605 $false .sym 8614 $abc$4366$n931 .sym 8615 $abc$4366$n932 .sym 8616 $abc$4366$n911 .sym 8617 $false .sym 8632 sys1.utx1.wr$2 .sym 8633 $false .sym 8634 $false .sym 8635 $false .sym 8648 $abc$4366$n770 .sym 8649 pll1.clock_out$2 .sym 8650 $false .sym 8651 sys1.cpu.alu1.sb[2] .sym 8654 $abc$4366$n613 .sym 8655 sys1.cpu.ireg1.q[13] .sym 8656 sys1.cpu.ireg1.q[2] .sym 8658 sys1.cpu.ireg1.q[12] .sym 8749 sys1.cpu.regbk1.b[1] .sym 8750 sys1.utx1.shr[3] .sym 8751 sys1.utx1.wr$2 .sym 8752 $false .sym 8761 sys1.cpu.regbk1.b[0] .sym 8762 sys1.utx1.shr[2] .sym 8763 sys1.utx1.wr$2 .sym 8764 $false .sym 8771 $abc$4366$n761 .sym 8772 pll1.clock_out$2 .sym 8773 $false .sym 8774 sys1.cpu.alu1.sa[5] .sym 8775 $abc$4366$n616 .sym 8776 sys1.cpu.alu1.b[11] .sym 8777 $abc$4366$n644 .sym 8778 sys1.cpu.alu1.sa[6] .sym 8779 sys1.cpu.alu1.sb[3] .sym 8780 sys1.cpu.alu1.sb[11] .sym 8781 sys1.cpu.ireg1.q[11] .sym 8854 $abc$4366$n943 .sym 8855 $abc$4366$n944 .sym 8856 $abc$4366$n911 .sym 8857 $false .sym 8872 $abc$4366$n940 .sym 8873 $abc$4366$n941 .sym 8874 $abc$4366$n911 .sym 8875 $false .sym 8878 $false .sym 8879 $false .sym 8880 $false .sym 8881 $false .sym 8884 sys1.cpu.di[3] .sym 8885 $false .sym 8886 $false .sym 8887 $false .sym 8894 $true .sym 8895 pll1.clock_out$2 .sym 8896 $false .sym 8897 sys1.cpu.alu1.b[12] .sym 8899 $abc$4366$n648 .sym 8900 $abc$4366$n652 .sym 8901 sys1.cpu.alu1.b[13] .sym 8902 sys1.cpu.regbk1.r6.q[5] .sym 8904 sys1.cpu.regbk1.r6.q[0] .sym 8977 sys1.cpu.flags1.f[0] .sym 8978 $false .sym 8979 $false .sym 8980 $false .sym 9013 sys1.cpu.flags1.f[6] .sym 9014 $false .sym 9015 $false .sym 9016 $false .sym 9017 sys1.cpu.regbk1.r2.wr .sym 9018 pll1.clock_out$2 .sym 9019 $false .sym 9020 sys1.cpu.alu1.a[0] .sym 9021 $abc$4366$n668 .sym 9022 sys1.cpu.regbk1.b[0] .sym 9023 $abc$4366$n671 .sym 9024 $abc$4366$n792_1 .sym 9025 $abc$4366$n789_1 .sym 9026 $abc$4366$n795_1 .sym 9027 sys1.cpu.regbk1.r5.q[0] .sym 9094 $abc$4366$n825_1 .sym 9095 $abc$4366$n826 .sym 9096 $abc$4366$n827 .sym 9097 $abc$4366$n828_1 .sym 9100 sys1.cpu.regbk1.r5.q[6] .sym 9101 $abc$4366$n673 .sym 9102 $abc$4366$n666 .sym 9103 sys1.cpu.regbk1.r1.q[6] .sym 9106 sys1.cpu.regbk1.r6.q[6] .sym 9107 $abc$4366$n672 .sym 9108 $abc$4366$n670 .sym 9109 sys1.cpu.regbk1.r7.q[6] .sym 9112 $abc$4366$n669 .sym 9113 sys1.cpu.regbk1.r2.q[6] .sym 9114 $abc$4366$n667 .sym 9115 sys1.cpu.regbk1.r3.q[6] .sym 9118 $abc$4366$n797_1 .sym 9119 sys1.cpu.regbk1.r5.q[6] .sym 9120 $abc$4366$n791_1 .sym 9121 sys1.cpu.regbk1.r6.q[6] .sym 9124 $abc$4366$n793_1 .sym 9125 sys1.cpu.regbk1.r2.q[6] .sym 9126 $abc$4366$n787_1 .sym 9127 sys1.cpu.regbk1.r4.q[6] .sym 9130 $abc$4366$n790_1 .sym 9131 sys1.cpu.regbk1.r7.q[6] .sym 9132 $abc$4366$n788_1 .sym 9133 sys1.cpu.regbk1.r3.q[6] .sym 9136 $abc$4366$n710 .sym 9137 $abc$4366$n711 .sym 9138 $abc$4366$n712 .sym 9139 $abc$4366$n713 .sym 9143 $abc$4366$n676 .sym 9144 $abc$4366$n674 .sym 9146 $abc$4366$n786_1 .sym 9147 $abc$4366$n673 .sym 9148 sys1.addr[6] .sym 9149 $abc$4366$n672 .sym 9150 sys1.cpu.regbk1.r2.q[5] .sym 9217 sys1.cpu.ireg1.q[4] .sym 9218 sys1.cpu.ireg1.q[5] .sym 9219 sys1.cpu.decoding1.jr .sym 9220 sys1.cpu.ireg1.q[3] .sym 9223 sys1.cpu.regbk1.r0.q[6] .sym 9224 $abc$4366$n796_1 .sym 9225 $abc$4366$n794_1 .sym 9226 sys1.cpu.regbk1.r1.q[6] .sym 9229 $abc$4366$n676 .sym 9230 sys1.cpu.regbk1.r4.q[6] .sym 9231 $abc$4366$n675 .sym 9232 sys1.cpu.regbk1.r0.q[6] .sym 9235 sys1.cpu.ireg1.q[3] .sym 9236 sys1.cpu.ireg1.q[4] .sym 9237 sys1.cpu.ireg1.q[5] .sym 9238 sys1.cpu.decoding1.jr .sym 9241 sys1.cpu.ireg1.q[5] .sym 9242 sys1.cpu.decoding1.jr .sym 9243 sys1.cpu.ireg1.q[3] .sym 9244 sys1.cpu.ireg1.q[4] .sym 9253 sys1.cpu.ireg1.q[3] .sym 9254 sys1.cpu.ireg1.q[5] .sym 9255 sys1.cpu.decoding1.jr .sym 9256 sys1.cpu.ireg1.q[4] .sym 9259 sys1.cpu.flags1.f[6] .sym 9260 $false .sym 9261 $false .sym 9262 $false .sym 9263 sys1.cpu.regbk1.r1.wr .sym 9264 pll1.clock_out$2 .sym 9265 $false .sym 9266 sys1.addr[5] .sym 9267 $abc$4366$n706 .sym 9268 sys1.cpu.alu1.a[5] .sym 9269 $abc$4366$n823_1 .sym 9270 $abc$4366$n705 .sym 9271 $abc$4366$n704 .sym 9272 $abc$4366$n822_1 .sym 9273 sys1.cpu.regbk1.r7.q[5] .sym 9340 $abc$4366$n790_1 .sym 9341 sys1.cpu.regbk1.r7.q[5] .sym 9342 $abc$4366$n788_1 .sym 9343 sys1.cpu.regbk1.r3.q[5] .sym 9346 $abc$4366$n916 .sym 9347 $abc$4366$n917 .sym 9348 $abc$4366$n911 .sym 9349 $false .sym 9352 $abc$4366$n676 .sym 9353 sys1.cpu.regbk1.r4.q[5] .sym 9354 $abc$4366$n673 .sym 9355 sys1.cpu.regbk1.r5.q[5] .sym 9364 $abc$4366$n919 .sym 9365 $abc$4366$n920 .sym 9366 $abc$4366$n911 .sym 9367 $false .sym 9370 $abc$4366$n820_1 .sym 9371 $abc$4366$n821_1 .sym 9372 $abc$4366$n822_1 .sym 9373 $abc$4366$n823_1 .sym 9376 sys1.cpu.regbk1.r5.q[5] .sym 9377 $abc$4366$n797_1 .sym 9378 $abc$4366$n787_1 .sym 9379 sys1.cpu.regbk1.r4.q[5] .sym 9382 sys1.cpu.flags1.f[5] .sym 9383 $false .sym 9384 $false .sym 9385 $false .sym 9386 sys1.cpu.regbk1.r4.wr$2 .sym 9387 pll1.clock_out$2 .sym 9388 $false .sym 9389 $abc$4366$n698 .sym 9390 $abc$4366$n815_1 .sym 9391 $abc$4366$n806_1 .sym 9392 $abc$4366$n808_1 .sym 9393 sys1.cpu.regbk1.b[2] .sym 9394 sys1.addr[4] .sym 9395 $abc$4366$n686 .sym 9396 sys1.cpu.regbk1.r3.q[2] .sym 9463 sys1.cpu.regbk1.r6.q[4] .sym 9464 $abc$4366$n672 .sym 9465 $abc$4366$n669 .sym 9466 sys1.cpu.regbk1.r2.q[4] .sym 9469 sys1.cpu.regbk1.r5.q[4] .sym 9470 $abc$4366$n797_1 .sym 9471 $abc$4366$n790_1 .sym 9472 sys1.cpu.regbk1.r7.q[4] .sym 9475 $abc$4366$n793_1 .sym 9476 sys1.cpu.regbk1.r2.q[4] .sym 9477 $abc$4366$n787_1 .sym 9478 sys1.cpu.regbk1.r4.q[4] .sym 9487 $abc$4366$n815_1 .sym 9488 $abc$4366$n816_1 .sym 9489 $abc$4366$n817_1 .sym 9490 $abc$4366$n818_1 .sym 9493 sys1.cpu.regbk1.r5.q[4] .sym 9494 $abc$4366$n673 .sym 9495 $abc$4366$n666 .sym 9496 sys1.cpu.regbk1.r1.q[4] .sym 9499 $abc$4366$n698 .sym 9500 $abc$4366$n699 .sym 9501 $abc$4366$n700 .sym 9502 $abc$4366$n701 .sym 9505 sys1.cpu.flags1.f[4] .sym 9506 $false .sym 9507 $false .sym 9508 $false .sym 9509 sys1.cpu.regbk1.r2.wr .sym 9510 pll1.clock_out$2 .sym 9511 $false .sym 9512 $abc$4366$n762 .sym 9513 $abc$4366$n868 .sym 9514 sys1.cpu.alu1.a[14] .sym 9517 $abc$4366$n503 .sym 9518 $abc$4366$n761_1 .sym 9519 sys1.cpu.regbk1.r5.q[14] .sym 9592 sys1.cpu.regbk1.r4.q[4] .sym 9593 $abc$4366$n676 .sym 9594 $abc$4366$n670 .sym 9595 sys1.cpu.regbk1.r7.q[4] .sym 9610 $abc$4366$n794_1 .sym 9611 sys1.cpu.regbk1.r1.q[4] .sym 9612 $abc$4366$n791_1 .sym 9613 sys1.cpu.regbk1.r6.q[4] .sym 9622 sys1.cpu.flags1.f[8] .sym 9623 $false .sym 9624 $false .sym 9625 $false .sym 9628 sys1.cpu.flags1.f[4] .sym 9629 $false .sym 9630 $false .sym 9631 $false .sym 9632 sys1.cpu.regbk1.r7.wr$2 .sym 9633 pll1.clock_out$2 .sym 9634 $false .sym 9635 $abc$4366$n803_1 .sym 9636 $abc$4366$n760 .sym 9637 $abc$4366$n867_1 .sym 9638 sys1.cpu.regbk1.r7.q[1] .sym 9640 sys1.cpu.regbk1.r7.q[14] .sym 9642 sys1.cpu.regbk1.r7.q[12] .sym 9721 sys1.cpu.flags1.f[4] .sym 9722 $false .sym 9723 $false .sym 9724 $false .sym 9755 sys1.cpu.regbk1.r4.wr$2 .sym 9756 pll1.clock_out$2 .sym 9757 $false .sym 9759 sys1.cpu.regbk1.r2.q[12] .sym 9762 sys1.cpu.regbk1.r2.q[14] .sym 9763 sys1.cpu.regbk1.r2.q[1] .sym 9764 sys1.cpu.regbk1.r2.q[2] .sym 9765 sys1.cpu.regbk1.r2.q[13] .sym 9832 $abc$4366$n946 .sym 9833 $abc$4366$n947 .sym 9834 $abc$4366$n911 .sym 9835 $false .sym 9838 $abc$4366$n949 .sym 9839 $abc$4366$n950 .sym 9840 $abc$4366$n911 .sym 9841 $false .sym 9844 sys1.cpu.flags1.f[14] .sym 9845 $false .sym 9846 $false .sym 9847 $false .sym 9874 sys1.cpu.flags1.f[4] .sym 9875 $false .sym 9876 $false .sym 9877 $false .sym 9878 sys1.cpu.regbk1.r6.wr$2 .sym 9879 pll1.clock_out$2 .sym 9880 $false .sym 9881 sys1.cpu.regbk1.r7.q[2] .sym 9979 sys1.cpu.flags1.f[4] .sym 9980 $false .sym 9981 $false .sym 9982 $false .sym 10001 sys1.cpu.regbk1.r1.wr .sym 10002 pll1.clock_out$2 .sym 10003 $false .sym 10009 sys1.cpu.regbk1.r5.q[1] .sym 10352 pll1.clock_out .sym 10513 sys1.cpu.regbk1.r6.wr .sym 10514 $abc$4366$n519 .sym 10515 sys1.cpu.alu1.sb[4] .sym 10516 $abc$4366$n619 .sym 10517 $abc$4366$n516 .sym 10518 sys1.cpu.decoding1.imm .sym 10519 $abc$4366$n518 .sym 10520 $abc$4366$n605 .sym 10605 sys1.cpu.di[4] .sym 10606 $false .sym 10607 $false .sym 10608 $false .sym 10633 $true .sym 10634 pll1.clock_out$2 .sym 10635 $false .sym 10636 sys1.cpu.decoding1.jr .sym 10637 $abc$4366$n678 .sym 10638 $abc$4366$n546 .sym 10639 sys1.cpu.alu1.sa[1] .sym 10640 $abc$4366$n506 .sym 10641 $abc$4366$n544 .sym 10642 sys1.cpu.flags1.f[4] .sym 10643 sys1.cpu.decoding1.ld .sym 10710 sys1.cpu.decoding1.jr .sym 10711 sys1.cpu.ireg1.q[7] .sym 10712 sys1.cpu.regbk1.b[7] .sym 10713 sys1.cpu.decoding1.imm .sym 10716 sys1.cpu.decoding1.jr .sym 10717 sys1.cpu.ireg1.q[6] .sym 10718 sys1.cpu.regbk1.b[6] .sym 10719 sys1.cpu.decoding1.imm .sym 10722 $abc$4366$n625 .sym 10723 sys1.cpu.di[6] .sym 10724 $abc$4366$n605 .sym 10725 sys1.cpu.decoding1.ld .sym 10728 sys1.cpu.di[7] .sym 10729 $abc$4366$n628 .sym 10730 sys1.cpu.decoding1.ld .sym 10731 $false .sym 10734 sys1.cpu.di[6] .sym 10735 $false .sym 10736 $false .sym 10737 $false .sym 10746 sys1.cpu.di[7] .sym 10747 $false .sym 10748 $false .sym 10749 $false .sym 10756 $true .sym 10757 pll1.clock_out$2 .sym 10758 $false .sym 10759 sys1.cpu.flags1.f[2] .sym 10760 $abc$4366$n524 .sym 10762 $abc$4366$n534 .sym 10763 $abc$4366$n896_1 .sym 10764 $abc$4366$n505 .sym 10765 $abc$4366$n536 .sym 10766 $abc$4366$n771 .sym 10833 $abc$4366$n613 .sym 10834 sys1.cpu.di[2] .sym 10835 $abc$4366$n605 .sym 10836 sys1.cpu.decoding1.ld .sym 10851 sys1.cpu.regbk1.b[2] .sym 10852 sys1.cpu.ireg1.q[2] .sym 10853 sys1.cpu.decoding1.imm .sym 10854 $false .sym 10857 sys1.cpu.di[13] .sym 10858 $false .sym 10859 $false .sym 10860 $false .sym 10863 sys1.cpu.di[2] .sym 10864 $false .sym 10865 $false .sym 10866 $false .sym 10875 sys1.cpu.di[12] .sym 10876 $false .sym 10877 $false .sym 10878 $false .sym 10879 $true .sym 10880 pll1.clock_out$2 .sym 10881 $false .sym 10882 sys1.cpu.alu1.b[10] .sym 10883 $abc$4366$n640 .sym 10884 sys1.cpu.alu1.sb[13] .sym 10885 $abc$4366$n580 .sym 10886 $abc$4366$n579 .sym 10887 sys1.cpu.flags1.f[11] .sym 10888 sys1.cpu.alu1.sb[10] .sym 10889 sys1.cpu.ireg1.q[10] .sym 10956 $abc$4366$n678 .sym 10957 sys1.cpu.alu1.a[5] .sym 10958 $false .sym 10959 $false .sym 10962 sys1.cpu.decoding1.jr .sym 10963 sys1.cpu.ireg1.q[3] .sym 10964 sys1.cpu.regbk1.b[3] .sym 10965 sys1.cpu.decoding1.imm .sym 10968 $abc$4366$n645 .sym 10969 $abc$4366$n644 .sym 10970 sys1.cpu.decoding1.ld .sym 10971 $false .sym 10974 sys1.cpu.decoding1.jr .sym 10975 sys1.cpu.ireg1.q[8] .sym 10976 sys1.cpu.regbk1.b[11] .sym 10977 sys1.cpu.decoding1.imm .sym 10980 $abc$4366$n678 .sym 10981 sys1.cpu.alu1.a[6] .sym 10982 $false .sym 10983 $false .sym 10986 $abc$4366$n616 .sym 10987 sys1.cpu.di[3] .sym 10988 $abc$4366$n605 .sym 10989 sys1.cpu.decoding1.ld .sym 10992 $abc$4366$n605 .sym 10993 sys1.cpu.alu1.b[11] .sym 10994 $false .sym 10995 $false .sym 10998 $abc$4366$n645 .sym 10999 sys1.cpu.fnop .sym 11000 $false .sym 11001 $false .sym 11002 $true .sym 11003 pll1.clock_out$2 .sym 11004 $false .sym 11005 sys1.cpu.alu1.sa[4] .sym 11006 sys1.cpu.alu1.sb[12] .sym 11007 sys1.cpu.regbk1.r2.wr .sym 11008 sys1.cpu.alu1.sa[0] .sym 11009 sys1.cpu.fnop .sym 11010 sys1.cpu.regbk1.r3.wr .sym 11011 $abc$4366$n902_1 .sym 11012 sys1.cpu.regbk1.r1.q[11] .sym 11079 sys1.cpu.di[12] .sym 11080 $abc$4366$n648 .sym 11081 sys1.cpu.decoding1.ld .sym 11082 $false .sym 11091 sys1.cpu.decoding1.jr .sym 11092 sys1.cpu.ireg1.q[8] .sym 11093 sys1.cpu.regbk1.b[12] .sym 11094 sys1.cpu.decoding1.imm .sym 11097 sys1.cpu.decoding1.jr .sym 11098 sys1.cpu.ireg1.q[8] .sym 11099 sys1.cpu.regbk1.b[13] .sym 11100 sys1.cpu.decoding1.imm .sym 11103 sys1.cpu.di[13] .sym 11104 $abc$4366$n652 .sym 11105 sys1.cpu.decoding1.ld .sym 11106 $false .sym 11109 sys1.cpu.flags1.f[5] .sym 11110 $false .sym 11111 $false .sym 11112 $false .sym 11121 sys1.cpu.flags1.f[0] .sym 11122 $false .sym 11123 $false .sym 11124 $false .sym 11125 sys1.cpu.regbk1.r6.wr$2 .sym 11126 pll1.clock_out$2 .sym 11127 $false .sym 11128 $abc$4366$n797_1 .sym 11130 $abc$4366$n793_1 .sym 11131 $abc$4366$n791_1 .sym 11132 sys1.addr[0] .sym 11133 $abc$4366$n787_1 .sym 11134 $abc$4366$n790_1 .sym 11135 sys1.cpu.regbk1.r5.q[11] .sym 11202 $abc$4366$n665 .sym 11203 $abc$4366$n668 .sym 11204 $abc$4366$n671 .sym 11205 $abc$4366$n674 .sym 11208 $abc$4366$n670 .sym 11209 sys1.cpu.regbk1.r7.q[0] .sym 11210 $abc$4366$n669 .sym 11211 sys1.cpu.regbk1.r2.q[0] .sym 11214 $abc$4366$n786_1 .sym 11215 $abc$4366$n789_1 .sym 11216 $abc$4366$n792_1 .sym 11217 $abc$4366$n795_1 .sym 11220 $abc$4366$n673 .sym 11221 sys1.cpu.regbk1.r5.q[0] .sym 11222 $abc$4366$n672 .sym 11223 sys1.cpu.regbk1.r6.q[0] .sym 11226 $abc$4366$n794_1 .sym 11227 sys1.cpu.regbk1.r1.q[0] .sym 11228 $abc$4366$n793_1 .sym 11229 sys1.cpu.regbk1.r2.q[0] .sym 11232 sys1.cpu.regbk1.r6.q[0] .sym 11233 $abc$4366$n791_1 .sym 11234 $abc$4366$n790_1 .sym 11235 sys1.cpu.regbk1.r7.q[0] .sym 11238 $abc$4366$n797_1 .sym 11239 sys1.cpu.regbk1.r5.q[0] .sym 11240 $abc$4366$n796_1 .sym 11241 sys1.cpu.regbk1.r0.q[0] .sym 11244 sys1.cpu.flags1.f[0] .sym 11245 $false .sym 11246 $false .sym 11247 $false .sym 11248 sys1.cpu.regbk1.r5.wr$2 .sym 11249 pll1.clock_out$2 .sym 11250 $false .sym 11253 sys1.cpu.alu1.sa[11] .sym 11254 $abc$4366$n743 .sym 11255 $abc$4366$n853 .sym 11257 sys1.cpu.alu1.sa[2] .sym 11258 sys1.cpu.regbk1.r7.q[11] .sym 11325 sys1.cpu.ireg1.q[3] .sym 11326 sys1.cpu.ireg1.q[4] .sym 11327 sys1.cpu.decoding1.jr .sym 11328 sys1.cpu.ireg1.q[5] .sym 11331 $abc$4366$n676 .sym 11332 sys1.cpu.regbk1.r4.q[0] .sym 11333 $abc$4366$n675 .sym 11334 sys1.cpu.regbk1.r0.q[0] .sym 11343 $abc$4366$n788_1 .sym 11344 sys1.cpu.regbk1.r3.q[0] .sym 11345 $abc$4366$n787_1 .sym 11346 sys1.cpu.regbk1.r4.q[0] .sym 11349 sys1.cpu.ireg1.q[4] .sym 11350 sys1.cpu.decoding1.jr .sym 11351 sys1.cpu.ireg1.q[5] .sym 11352 sys1.cpu.ireg1.q[3] .sym 11355 sys1.cpu.alu1.a[6] .sym 11356 sys1.cpu.regbk1.r0.q[6] .sym 11357 sys1.cpu.fnop .sym 11358 $false .sym 11361 sys1.cpu.ireg1.q[3] .sym 11362 sys1.cpu.decoding1.jr .sym 11363 sys1.cpu.ireg1.q[5] .sym 11364 sys1.cpu.ireg1.q[4] .sym 11367 sys1.cpu.flags1.f[5] .sym 11368 $false .sym 11369 $false .sym 11370 $false .sym 11371 sys1.cpu.regbk1.r2.wr .sym 11372 pll1.clock_out$2 .sym 11373 $false .sym 11374 sys1.cpu.regbk1.b[11] .sym 11375 sys1.cpu.alu1.a[11] .sym 11376 $abc$4366$n851_1 .sym 11377 $abc$4366$n741 .sym 11378 $abc$4366$n740 .sym 11379 $abc$4366$n742 .sym 11380 $abc$4366$n854_1 .sym 11381 sys1.cpu.regbk1.r4.q[11] .sym 11448 sys1.cpu.alu1.a[5] .sym 11449 sys1.cpu.regbk1.r0.q[5] .sym 11450 sys1.cpu.fnop .sym 11451 $false .sym 11454 sys1.cpu.regbk1.r0.q[5] .sym 11455 $abc$4366$n675 .sym 11456 $abc$4366$n672 .sym 11457 sys1.cpu.regbk1.r6.q[5] .sym 11460 $abc$4366$n704 .sym 11461 $abc$4366$n705 .sym 11462 $abc$4366$n706 .sym 11463 $abc$4366$n707 .sym 11466 $abc$4366$n793_1 .sym 11467 sys1.cpu.regbk1.r2.q[5] .sym 11468 $abc$4366$n791_1 .sym 11469 sys1.cpu.regbk1.r6.q[5] .sym 11472 $abc$4366$n670 .sym 11473 sys1.cpu.regbk1.r7.q[5] .sym 11474 $abc$4366$n669 .sym 11475 sys1.cpu.regbk1.r2.q[5] .sym 11478 sys1.cpu.regbk1.r3.q[5] .sym 11479 $abc$4366$n667 .sym 11480 $abc$4366$n666 .sym 11481 sys1.cpu.regbk1.r1.q[5] .sym 11484 sys1.cpu.regbk1.r0.q[5] .sym 11485 $abc$4366$n796_1 .sym 11486 $abc$4366$n794_1 .sym 11487 sys1.cpu.regbk1.r1.q[5] .sym 11490 sys1.cpu.flags1.f[5] .sym 11491 $false .sym 11492 $false .sym 11493 $false .sym 11494 sys1.cpu.regbk1.r7.wr$2 .sym 11495 pll1.clock_out$2 .sym 11496 $false .sym 11497 sys1.cpu.alu1.a[2] .sym 11498 $abc$4366$n689 .sym 11499 $abc$4366$n805_1 .sym 11500 sys1.addr[2] .sym 11501 $abc$4366$n807_1 .sym 11502 $abc$4366$n688 .sym 11503 $abc$4366$n687 .sym 11504 sys1.cpu.regbk1.r6.q[8] .sym 11571 sys1.cpu.regbk1.r0.q[4] .sym 11572 $abc$4366$n675 .sym 11573 $abc$4366$n667 .sym 11574 sys1.cpu.regbk1.r3.q[4] .sym 11577 sys1.cpu.regbk1.r0.q[4] .sym 11578 $abc$4366$n796_1 .sym 11579 $abc$4366$n788_1 .sym 11580 sys1.cpu.regbk1.r3.q[4] .sym 11583 $abc$4366$n793_1 .sym 11584 sys1.cpu.regbk1.r2.q[2] .sym 11585 $abc$4366$n788_1 .sym 11586 sys1.cpu.regbk1.r3.q[2] .sym 11589 sys1.cpu.regbk1.r0.q[2] .sym 11590 $abc$4366$n796_1 .sym 11591 $abc$4366$n790_1 .sym 11592 sys1.cpu.regbk1.r7.q[2] .sym 11595 $abc$4366$n805_1 .sym 11596 $abc$4366$n806_1 .sym 11597 $abc$4366$n807_1 .sym 11598 $abc$4366$n808_1 .sym 11601 sys1.cpu.alu1.a[4] .sym 11602 sys1.cpu.regbk1.r0.q[4] .sym 11603 sys1.cpu.fnop .sym 11604 $false .sym 11607 $abc$4366$n670 .sym 11608 sys1.cpu.regbk1.r7.q[2] .sym 11609 $abc$4366$n669 .sym 11610 sys1.cpu.regbk1.r2.q[2] .sym 11613 sys1.cpu.flags1.f[2] .sym 11614 $false .sym 11615 $false .sym 11616 $false .sym 11617 sys1.cpu.regbk1.r3.wr .sym 11618 pll1.clock_out$2 .sym 11619 $false .sym 11620 $abc$4366$n866_1 .sym 11621 sys1.utx1.wr .sym 11622 sys1.addr[1] .sym 11623 $abc$4366$n759_1 .sym 11624 $abc$4366$n869_1 .sym 11625 sys1.cpu.regbk1.b[14] .sym 11626 sys1.cpu.regbk1.r4.q[1] .sym 11627 sys1.cpu.regbk1.r4.q[14] .sym 11694 sys1.cpu.regbk1.r0.q[14] .sym 11695 $abc$4366$n675 .sym 11696 $abc$4366$n670 .sym 11697 sys1.cpu.regbk1.r7.q[14] .sym 11700 $abc$4366$n797_1 .sym 11701 sys1.cpu.regbk1.r5.q[14] .sym 11702 $abc$4366$n796_1 .sym 11703 sys1.cpu.regbk1.r0.q[14] .sym 11706 $abc$4366$n759_1 .sym 11707 $abc$4366$n760 .sym 11708 $abc$4366$n761_1 .sym 11709 $abc$4366$n762 .sym 11724 sys1.cpu.alu1.a[14] .sym 11725 sys1.cpu.regbk1.r0.q[14] .sym 11726 sys1.cpu.fnop .sym 11727 $false .sym 11730 sys1.cpu.regbk1.r5.q[14] .sym 11731 $abc$4366$n673 .sym 11732 $abc$4366$n666 .sym 11733 sys1.cpu.regbk1.r1.q[14] .sym 11736 sys1.cpu.flags1.f[14] .sym 11737 $false .sym 11738 $false .sym 11739 $false .sym 11740 sys1.cpu.regbk1.r5.wr$2 .sym 11741 pll1.clock_out$2 .sym 11742 $false .sym 11743 $abc$4366$n680 .sym 11744 $abc$4366$n801_1 .sym 11745 sys1.cpu.alu1.a[1] .sym 11746 $abc$4366$n682 .sym 11747 $abc$4366$n802_1 .sym 11748 $abc$4366$n681 .sym 11749 sys1.cpu.regbk1.b[1] .sym 11750 sys1.cpu.regbk1.r1.q[14] .sym 11817 sys1.cpu.regbk1.r5.q[1] .sym 11818 $abc$4366$n797_1 .sym 11819 $abc$4366$n790_1 .sym 11820 sys1.cpu.regbk1.r7.q[1] .sym 11823 sys1.cpu.regbk1.r6.q[14] .sym 11824 $abc$4366$n672 .sym 11825 $abc$4366$n669 .sym 11826 sys1.cpu.regbk1.r2.q[14] .sym 11829 $abc$4366$n793_1 .sym 11830 sys1.cpu.regbk1.r2.q[14] .sym 11831 $abc$4366$n791_1 .sym 11832 sys1.cpu.regbk1.r6.q[14] .sym 11835 sys1.cpu.flags1.f[1] .sym 11836 $false .sym 11837 $false .sym 11838 $false .sym 11847 sys1.cpu.flags1.f[14] .sym 11848 $false .sym 11849 $false .sym 11850 $false .sym 11859 sys1.cpu.flags1.f[12] .sym 11860 $false .sym 11861 $false .sym 11862 $false .sym 11863 sys1.cpu.regbk1.r7.wr$2 .sym 11864 pll1.clock_out$2 .sym 11865 $false .sym 11866 $abc$4366$n683 .sym 11867 $abc$4366$n859 .sym 11868 $abc$4366$n857_1 .sym 11869 $abc$4366$n800_1 .sym 11870 $abc$4366$n748 .sym 11871 $abc$4366$n858_1 .sym 11872 sys1.cpu.regbk1.b[12] .sym 11873 sys1.cpu.regbk1.r6.q[1] .sym 11946 sys1.cpu.flags1.f[12] .sym 11947 $false .sym 11948 $false .sym 11949 $false .sym 11964 sys1.cpu.flags1.f[14] .sym 11965 $false .sym 11966 $false .sym 11967 $false .sym 11970 sys1.cpu.flags1.f[1] .sym 11971 $false .sym 11972 $false .sym 11973 $false .sym 11976 sys1.cpu.flags1.f[2] .sym 11977 $false .sym 11978 $false .sym 11979 $false .sym 11982 sys1.cpu.flags1.f[13] .sym 11983 $false .sym 11984 $false .sym 11985 $false .sym 11986 sys1.cpu.regbk1.r2.wr .sym 11987 pll1.clock_out$2 .sym 11988 $false .sym 11991 sys1.cpu.regbk1.r1.q[1] .sym 11995 sys1.cpu.regbk1.r1.q[12] .sym 12063 sys1.cpu.flags1.f[2] .sym 12064 $false .sym 12065 $false .sym 12066 $false .sym 12109 sys1.cpu.regbk1.r7.wr$2 .sym 12110 pll1.clock_out$2 .sym 12111 $false .sym 12216 sys1.cpu.flags1.f[1] .sym 12217 $false .sym 12218 $false .sym 12219 $false .sym 12232 sys1.cpu.regbk1.r5.wr$2 .sym 12233 pll1.clock_out$2 .sym 12234 $false .sym 12309 sys1.cpu.regbk1.r6.wr .sym 12463 sys1.cpu.ireg1.q[5] .sym 12622 sys1.cpu.alu1.sb[5] .sym 12623 sys1.cpu.alu1.sci .sym 12624 $abc$4366$n783_1 .sym 12625 $abc$4366$n622 .sym 12626 $abc$4366$n784_1 .sym 12627 $abc$4366$n522 .sym 12628 $abc$4366$n913_1 .sym 12629 $abc$4366$n521 .sym 12696 sys1.cpu.ireg1.q[6] .sym 12697 $abc$4366$n896_1 .sym 12698 $false .sym 12699 $false .sym 12702 sys1.cpu.ireg1.q[14] .sym 12703 sys1.cpu.ireg1.q[12] .sym 12704 sys1.cpu.ireg1.q[13] .sym 12705 sys1.cpu.ireg1.q[15] .sym 12708 $abc$4366$n619 .sym 12709 sys1.cpu.di[4] .sym 12710 $abc$4366$n605 .sym 12711 sys1.cpu.decoding1.ld .sym 12714 sys1.cpu.decoding1.jr .sym 12715 sys1.cpu.ireg1.q[4] .sym 12716 sys1.cpu.regbk1.b[4] .sym 12717 sys1.cpu.decoding1.imm .sym 12720 sys1.cpu.ireg1.q[13] .sym 12721 sys1.cpu.ireg1.q[14] .sym 12722 sys1.cpu.ireg1.q[12] .sym 12723 sys1.cpu.ireg1.q[15] .sym 12726 sys1.cpu.ireg1.q[15] .sym 12727 sys1.cpu.ireg1.q[13] .sym 12728 sys1.cpu.ireg1.q[14] .sym 12729 sys1.cpu.decoding1.jr .sym 12732 sys1.cpu.ireg1.q[13] .sym 12733 sys1.cpu.ireg1.q[14] .sym 12734 sys1.cpu.ireg1.q[12] .sym 12735 sys1.cpu.ireg1.q[15] .sym 12738 sys1.cpu.ireg1.q[13] .sym 12739 sys1.cpu.ireg1.q[12] .sym 12740 sys1.cpu.ireg1.q[15] .sym 12741 sys1.cpu.ireg1.q[14] .sym 12745 $abc$4366$n520 .sym 12746 $abc$4366$n907_1 .sym 12747 $abc$4366$n545 .sym 12748 $abc$4366$n517 .sym 12749 $abc$4366$n541 .sym 12750 $abc$4366$n515 .sym 12751 $abc$4366$n982 .sym 12752 sys1.cpu.flags1.f[0] .sym 12819 $abc$4366$n771 .sym 12820 sys1.cpu.decoding1.exe .sym 12821 $false .sym 12822 $false .sym 12825 sys1.cpu.ireg1.q[12] .sym 12826 sys1.cpu.ireg1.q[14] .sym 12827 sys1.cpu.ireg1.q[13] .sym 12828 sys1.cpu.ireg1.q[15] .sym 12831 $abc$4366$n519 .sym 12832 $abc$4366$n518 .sym 12833 sys1.cpu.alu1.sb[4] .sym 12834 sys1.cpu.alu1.sa[4] .sym 12837 $abc$4366$n678 .sym 12838 sys1.cpu.alu1.a[1] .sym 12839 $false .sym 12840 $false .sym 12843 sys1.cpu.ireg1.q[14] .sym 12844 sys1.cpu.ireg1.q[15] .sym 12845 $false .sym 12846 $false .sym 12849 $abc$4366$n516 .sym 12850 sys1.cpu.alu1.sb[4] .sym 12851 sys1.cpu.alu1.sa[4] .sym 12852 $false .sym 12855 $abc$4366$n544 .sym 12856 $abc$4366$n546 .sym 12857 $abc$4366$n545 .sym 12858 $false .sym 12861 sys1.cpu.ireg1.q[13] .sym 12862 sys1.cpu.ireg1.q[12] .sym 12863 $abc$4366$n506 .sym 12864 sys1.cpu.decoding1.exe .sym 12868 $abc$4366$n586 .sym 12869 $abc$4366$n576 .sym 12870 $abc$4366$n571 .sym 12871 $abc$4366$n535 .sym 12872 $abc$4366$n569 .sym 12873 sys1.cpu.flags1.f[9] .sym 12874 $abc$4366$n581 .sym 12875 $abc$4366$n570 .sym 12942 $abc$4366$n534 .sym 12943 $abc$4366$n536 .sym 12944 $abc$4366$n535 .sym 12945 $false .sym 12948 sys1.cpu.ireg1.q[13] .sym 12949 sys1.cpu.ireg1.q[12] .sym 12950 $abc$4366$n506 .sym 12951 sys1.cpu.decoding1.exe .sym 12960 $abc$4366$n516 .sym 12961 sys1.cpu.alu1.sb[2] .sym 12962 sys1.cpu.alu1.sa[2] .sym 12963 $false .sym 12966 sys1.cpu.decoding1.jr .sym 12967 sys1.cpu.ireg1.q[7] .sym 12968 sys1.cpu.ireg1.q[8] .sym 12969 $abc$4366$n524 .sym 12972 sys1.cpu.ireg1.q[13] .sym 12973 $abc$4366$n506 .sym 12974 sys1.cpu.ireg1.q[12] .sym 12975 sys1.cpu.decoding1.exe .sym 12978 $abc$4366$n519 .sym 12979 $abc$4366$n518 .sym 12980 sys1.cpu.alu1.sb[2] .sym 12981 sys1.cpu.alu1.sa[2] .sym 12984 sys1.cpu.ireg1.q[12] .sym 12985 sys1.cpu.ireg1.q[13] .sym 12986 $abc$4366$n506 .sym 12987 $false .sym 12991 $abc$4366$n574 .sym 12992 sys1.cpu.decoding1.exe .sym 12993 $abc$4366$n575 .sym 12994 $abc$4366$n915_1 .sym 12995 sys1.cpu.flags1.f[10] .sym 12996 sys1.cpu.flags1.f[14] .sym 12997 $abc$4366$n594 .sym 12998 $abc$4366$n595 .sym 13065 $abc$4366$n641 .sym 13066 $abc$4366$n640 .sym 13067 sys1.cpu.decoding1.ld .sym 13068 $false .sym 13071 sys1.cpu.decoding1.jr .sym 13072 sys1.cpu.ireg1.q[8] .sym 13073 sys1.cpu.regbk1.b[10] .sym 13074 sys1.cpu.decoding1.imm .sym 13077 $abc$4366$n605 .sym 13078 sys1.cpu.alu1.b[13] .sym 13079 $false .sym 13080 $false .sym 13083 $abc$4366$n519 .sym 13084 $abc$4366$n518 .sym 13085 sys1.cpu.alu1.sb[11] .sym 13086 sys1.cpu.alu1.sa[11] .sym 13089 $abc$4366$n516 .sym 13090 sys1.cpu.alu1.sb[11] .sym 13091 sys1.cpu.alu1.sa[11] .sym 13092 $false .sym 13095 $abc$4366$n579 .sym 13096 $abc$4366$n580 .sym 13097 $abc$4366$n581 .sym 13098 $false .sym 13101 $abc$4366$n605 .sym 13102 sys1.cpu.alu1.b[10] .sym 13103 $false .sym 13104 $false .sym 13107 $abc$4366$n641 .sym 13108 sys1.cpu.fnop .sym 13109 $false .sym 13110 $false .sym 13111 $true .sym 13112 pll1.clock_out$2 .sym 13113 $false .sym 13114 sys1.cpu.alu1.sa[12] .sym 13115 sys1.cpu.alu1.sb[1] .sym 13116 $abc$4366$n584 .sym 13117 $abc$4366$n585 .sym 13118 $abc$4366$n610 .sym 13119 sys1.cpu.flags1.f[12] .sym 13120 sys1.cpu.ireg1.q[15] .sym 13121 sys1.cpu.ireg1.q[1] .sym 13188 $abc$4366$n678 .sym 13189 sys1.cpu.alu1.a[4] .sym 13190 $false .sym 13191 $false .sym 13194 $abc$4366$n605 .sym 13195 sys1.cpu.alu1.b[12] .sym 13196 $false .sym 13197 $false .sym 13200 sys1.cpu.ireg1.q[6] .sym 13201 $abc$4366$n902_1 .sym 13202 $abc$4366$n524 .sym 13203 $false .sym 13206 $abc$4366$n678 .sym 13207 sys1.cpu.alu1.a[0] .sym 13208 $false .sym 13209 $false .sym 13212 $abc$4366$n505 .sym 13213 sys1.cpu.decoding1.ld .sym 13214 $false .sym 13215 $false .sym 13218 $abc$4366$n902_1 .sym 13219 sys1.cpu.ireg1.q[6] .sym 13220 $abc$4366$n524 .sym 13221 $false .sym 13224 sys1.cpu.ireg1.q[8] .sym 13225 sys1.cpu.decoding1.jr .sym 13226 sys1.cpu.ireg1.q[7] .sym 13227 $false .sym 13230 sys1.cpu.flags1.f[11] .sym 13231 $false .sym 13232 $false .sym 13233 $false .sym 13234 sys1.cpu.regbk1.r1.wr .sym 13235 pll1.clock_out$2 .sym 13236 $false .sym 13237 $abc$4366$n796_1 .sym 13238 $abc$4366$n788_1 .sym 13239 sys1.cpu.regbk1.r5.wr .sym 13240 $abc$4366$n794_1 .sym 13241 sys1.cpu.di[15] .sym 13243 sys1.cpu.regbk1.r3.q[7] .sym 13244 sys1.cpu.regbk1.r3.q[11] .sym 13311 sys1.cpu.ireg1.q[1] .sym 13312 sys1.cpu.ireg1.q[0] .sym 13313 sys1.cpu.ireg1.q[2] .sym 13314 $false .sym 13323 sys1.cpu.ireg1.q[2] .sym 13324 sys1.cpu.ireg1.q[0] .sym 13325 sys1.cpu.ireg1.q[1] .sym 13326 $false .sym 13329 sys1.cpu.ireg1.q[0] .sym 13330 sys1.cpu.ireg1.q[2] .sym 13331 sys1.cpu.ireg1.q[1] .sym 13332 $false .sym 13335 sys1.cpu.alu1.a[0] .sym 13336 sys1.cpu.regbk1.r0.q[0] .sym 13337 sys1.cpu.fnop .sym 13338 $false .sym 13341 sys1.cpu.ireg1.q[0] .sym 13342 sys1.cpu.ireg1.q[1] .sym 13343 sys1.cpu.ireg1.q[2] .sym 13344 $false .sym 13347 sys1.cpu.ireg1.q[2] .sym 13348 sys1.cpu.ireg1.q[0] .sym 13349 sys1.cpu.ireg1.q[1] .sym 13350 $false .sym 13353 sys1.cpu.flags1.f[11] .sym 13354 $false .sym 13355 $false .sym 13356 $false .sym 13357 sys1.cpu.regbk1.r5.wr$2 .sym 13358 pll1.clock_out$2 .sym 13359 $false .sym 13360 $abc$4366$n830 .sym 13361 $abc$4366$n716 .sym 13362 $abc$4366$n832 .sym 13363 $abc$4366$n719 .sym 13364 $abc$4366$n833 .sym 13365 $abc$4366$n718 .sym 13366 sys1.cpu.regbk1.b[7] .sym 13367 sys1.cpu.regbk1.r7.q[7] .sym 13446 $abc$4366$n678 .sym 13447 sys1.cpu.alu1.a[11] .sym 13448 $false .sym 13449 $false .sym 13452 sys1.cpu.regbk1.r5.q[11] .sym 13453 $abc$4366$n673 .sym 13454 $abc$4366$n666 .sym 13455 sys1.cpu.regbk1.r1.q[11] .sym 13458 sys1.cpu.regbk1.r5.q[11] .sym 13459 $abc$4366$n797_1 .sym 13460 $abc$4366$n794_1 .sym 13461 sys1.cpu.regbk1.r1.q[11] .sym 13470 $abc$4366$n678 .sym 13471 sys1.cpu.alu1.a[2] .sym 13472 $false .sym 13473 $false .sym 13476 sys1.cpu.flags1.f[11] .sym 13477 $false .sym 13478 $false .sym 13479 $false .sym 13480 sys1.cpu.regbk1.r7.wr$2 .sym 13481 pll1.clock_out$2 .sym 13482 $false .sym 13483 $abc$4366$n852_1 .sym 13484 sys1.addr[11] .sym 13487 sys1.cpu.regbk1.r1.q[2] .sym 13488 sys1.cpu.regbk1.r1.q[5] .sym 13489 sys1.cpu.regbk1.r1.q[8] .sym 13557 $abc$4366$n851_1 .sym 13558 $abc$4366$n852_1 .sym 13559 $abc$4366$n853 .sym 13560 $abc$4366$n854_1 .sym 13563 $abc$4366$n740 .sym 13564 $abc$4366$n741 .sym 13565 $abc$4366$n742 .sym 13566 $abc$4366$n743 .sym 13569 sys1.cpu.regbk1.r0.q[11] .sym 13570 $abc$4366$n796_1 .sym 13571 $abc$4366$n788_1 .sym 13572 sys1.cpu.regbk1.r3.q[11] .sym 13575 $abc$4366$n669 .sym 13576 sys1.cpu.regbk1.r2.q[11] .sym 13577 $abc$4366$n667 .sym 13578 sys1.cpu.regbk1.r3.q[11] .sym 13581 sys1.cpu.regbk1.r6.q[11] .sym 13582 $abc$4366$n672 .sym 13583 $abc$4366$n670 .sym 13584 sys1.cpu.regbk1.r7.q[11] .sym 13587 $abc$4366$n676 .sym 13588 sys1.cpu.regbk1.r4.q[11] .sym 13589 $abc$4366$n675 .sym 13590 sys1.cpu.regbk1.r0.q[11] .sym 13593 $abc$4366$n790_1 .sym 13594 sys1.cpu.regbk1.r7.q[11] .sym 13595 $abc$4366$n787_1 .sym 13596 sys1.cpu.regbk1.r4.q[11] .sym 13599 sys1.cpu.flags1.f[11] .sym 13600 $false .sym 13601 $false .sym 13602 $false .sym 13603 sys1.cpu.regbk1.r4.wr$2 .sym 13604 pll1.clock_out$2 .sym 13605 $false .sym 13606 $abc$4366$n835 .sym 13607 $abc$4366$n722 .sym 13608 $abc$4366$n837_1 .sym 13609 $abc$4366$n724 .sym 13610 sys1.cpu.regbk1.r5.q[7] .sym 13611 sys1.cpu.regbk1.r5.q[15] .sym 13612 sys1.cpu.regbk1.r5.q[8] .sym 13613 sys1.cpu.regbk1.r5.q[2] .sym 13680 $abc$4366$n686 .sym 13681 $abc$4366$n687 .sym 13682 $abc$4366$n688 .sym 13683 $abc$4366$n689 .sym 13686 $abc$4366$n673 .sym 13687 sys1.cpu.regbk1.r5.q[2] .sym 13688 $abc$4366$n672 .sym 13689 sys1.cpu.regbk1.r6.q[2] .sym 13692 $abc$4366$n794_1 .sym 13693 sys1.cpu.regbk1.r1.q[2] .sym 13694 $abc$4366$n791_1 .sym 13695 sys1.cpu.regbk1.r6.q[2] .sym 13698 sys1.cpu.alu1.a[2] .sym 13699 sys1.cpu.regbk1.r0.q[2] .sym 13700 sys1.cpu.fnop .sym 13701 $false .sym 13704 sys1.cpu.regbk1.r5.q[2] .sym 13705 $abc$4366$n797_1 .sym 13706 $abc$4366$n787_1 .sym 13707 sys1.cpu.regbk1.r4.q[2] .sym 13710 sys1.cpu.regbk1.r4.q[2] .sym 13711 $abc$4366$n676 .sym 13712 $abc$4366$n666 .sym 13713 sys1.cpu.regbk1.r1.q[2] .sym 13716 sys1.cpu.regbk1.r0.q[2] .sym 13717 $abc$4366$n675 .sym 13718 $abc$4366$n667 .sym 13719 sys1.cpu.regbk1.r3.q[2] .sym 13722 sys1.cpu.flags1.f[8] .sym 13723 $false .sym 13724 $false .sym 13725 $false .sym 13726 sys1.cpu.regbk1.r6.wr$2 .sym 13727 pll1.clock_out$2 .sym 13728 $false .sym 13729 $abc$4366$n486 .sym 13730 $abc$4366$n487 .sym 13731 $abc$4366$n500 .sym 13732 $abc$4366$n775 .sym 13733 $abc$4366$n774 .sym 13734 $abc$4366$n492 .sym 13735 $abc$4366$n501 .sym 13736 $abc$4366$n496 .sym 13803 $abc$4366$n790_1 .sym 13804 sys1.cpu.regbk1.r7.q[14] .sym 13805 $abc$4366$n788_1 .sym 13806 sys1.cpu.regbk1.r3.q[14] .sym 13809 $abc$4366$n486 .sym 13810 $abc$4366$n505 .sym 13811 sys1.addr[0] .sym 13812 $false .sym 13815 sys1.cpu.alu1.a[1] .sym 13816 sys1.cpu.regbk1.r0.q[1] .sym 13817 sys1.cpu.fnop .sym 13818 $false .sym 13821 sys1.cpu.regbk1.r4.q[14] .sym 13822 $abc$4366$n676 .sym 13823 $abc$4366$n667 .sym 13824 sys1.cpu.regbk1.r3.q[14] .sym 13827 $abc$4366$n794_1 .sym 13828 sys1.cpu.regbk1.r1.q[14] .sym 13829 $abc$4366$n787_1 .sym 13830 sys1.cpu.regbk1.r4.q[14] .sym 13833 $abc$4366$n866_1 .sym 13834 $abc$4366$n867_1 .sym 13835 $abc$4366$n868 .sym 13836 $abc$4366$n869_1 .sym 13839 sys1.cpu.flags1.f[1] .sym 13840 $false .sym 13841 $false .sym 13842 $false .sym 13845 sys1.cpu.flags1.f[14] .sym 13846 $false .sym 13847 $false .sym 13848 $false .sym 13849 sys1.cpu.regbk1.r4.wr$2 .sym 13850 pll1.clock_out$2 .sym 13851 $false .sym 13853 $abc$4366$n977 .sym 13854 $abc$4366$n978 .sym 13855 $abc$4366$n975 .sym 13857 sys1.cpu.regbk1.r3.q[1] .sym 13858 sys1.cpu.regbk1.r3.q[12] .sym 13859 sys1.cpu.regbk1.r3.q[14] .sym 13926 $abc$4366$n676 .sym 13927 sys1.cpu.regbk1.r4.q[1] .sym 13928 $abc$4366$n675 .sym 13929 sys1.cpu.regbk1.r0.q[1] .sym 13932 $abc$4366$n794_1 .sym 13933 sys1.cpu.regbk1.r1.q[1] .sym 13934 $abc$4366$n788_1 .sym 13935 sys1.cpu.regbk1.r3.q[1] .sym 13938 $abc$4366$n680 .sym 13939 $abc$4366$n681 .sym 13940 $abc$4366$n682 .sym 13941 $abc$4366$n683 .sym 13944 sys1.cpu.regbk1.r5.q[1] .sym 13945 $abc$4366$n673 .sym 13946 $abc$4366$n666 .sym 13947 sys1.cpu.regbk1.r1.q[1] .sym 13950 sys1.cpu.regbk1.r0.q[1] .sym 13951 $abc$4366$n796_1 .sym 13952 $abc$4366$n787_1 .sym 13953 sys1.cpu.regbk1.r4.q[1] .sym 13956 $abc$4366$n670 .sym 13957 sys1.cpu.regbk1.r7.q[1] .sym 13958 $abc$4366$n667 .sym 13959 sys1.cpu.regbk1.r3.q[1] .sym 13962 $abc$4366$n800_1 .sym 13963 $abc$4366$n801_1 .sym 13964 $abc$4366$n802_1 .sym 13965 $abc$4366$n803_1 .sym 13968 sys1.cpu.flags1.f[14] .sym 13969 $false .sym 13970 $false .sym 13971 $false .sym 13972 sys1.cpu.regbk1.r1.wr .sym 13973 pll1.clock_out$2 .sym 13974 $false .sym 13975 sys1.cpu.alu1.a[12] .sym 13976 $abc$4366$n749 .sym 13977 $abc$4366$n856 .sym 13978 $abc$4366$n747 .sym 13979 $abc$4366$n746 .sym 13980 sys1.cpu.regbk1.r4.q[2] .sym 13981 sys1.cpu.regbk1.r4.q[12] .sym 13982 sys1.cpu.regbk1.r4.q[13] .sym 14049 sys1.cpu.regbk1.r6.q[1] .sym 14050 $abc$4366$n672 .sym 14051 $abc$4366$n669 .sym 14052 sys1.cpu.regbk1.r2.q[1] .sym 14055 $abc$4366$n793_1 .sym 14056 sys1.cpu.regbk1.r2.q[12] .sym 14057 $abc$4366$n787_1 .sym 14058 sys1.cpu.regbk1.r4.q[12] .sym 14061 $abc$4366$n794_1 .sym 14062 sys1.cpu.regbk1.r1.q[12] .sym 14063 $abc$4366$n791_1 .sym 14064 sys1.cpu.regbk1.r6.q[12] .sym 14067 $abc$4366$n793_1 .sym 14068 sys1.cpu.regbk1.r2.q[1] .sym 14069 $abc$4366$n791_1 .sym 14070 sys1.cpu.regbk1.r6.q[1] .sym 14073 sys1.cpu.regbk1.r2.q[12] .sym 14074 $abc$4366$n669 .sym 14075 $abc$4366$n666 .sym 14076 sys1.cpu.regbk1.r1.q[12] .sym 14079 sys1.cpu.regbk1.r5.q[12] .sym 14080 $abc$4366$n797_1 .sym 14081 $abc$4366$n790_1 .sym 14082 sys1.cpu.regbk1.r7.q[12] .sym 14085 $abc$4366$n856 .sym 14086 $abc$4366$n857_1 .sym 14087 $abc$4366$n858_1 .sym 14088 $abc$4366$n859 .sym 14091 sys1.cpu.flags1.f[1] .sym 14092 $false .sym 14093 $false .sym 14094 $false .sym 14095 sys1.cpu.regbk1.r6.wr$2 .sym 14096 pll1.clock_out$2 .sym 14097 $false .sym 14102 sys1.cpu.regbk1.r6.q[12] .sym 14184 sys1.cpu.flags1.f[1] .sym 14185 $false .sym 14186 $false .sym 14187 $false .sym 14208 sys1.cpu.flags1.f[12] .sym 14209 $false .sym 14210 $false .sym 14211 $false .sym 14218 sys1.cpu.regbk1.r1.wr .sym 14219 pll1.clock_out$2 .sym 14220 $false .sym 14388 sys1.utx1.wr .sym 14418 pll1.clock_out .sym 14682 sys1.cpu.di[5] .sym 14683 $false .sym 14684 $false .sym 14685 $false .sym 14728 $true .sym 14729 pll1.clock_out$2 .sym 14730 $false .sym 14731 $abc$4366$n550 .sym 14732 $abc$4366$n549 .sym 14733 sys1.cpu.flags1.f[5] .sym 14734 $abc$4366$n530 .sym 14735 sys1.cpu.flags1.f[1] .sym 14736 $abc$4366$n531 .sym 14737 $abc$4366$n551 .sym 14738 $abc$4366$n529 .sym 14805 $abc$4366$n622 .sym 14806 sys1.cpu.di[5] .sym 14807 $abc$4366$n605 .sym 14808 sys1.cpu.decoding1.ld .sym 14811 $abc$4366$n784_1 .sym 14812 $abc$4366$n913_1 .sym 14813 $abc$4366$n522 .sym 14814 sys1.cpu.flags1.qc .sym 14817 sys1.cpu.flags1.qc .sym 14818 sys1.cpu.ireg1.q[12] .sym 14819 sys1.cpu.ireg1.q[13] .sym 14820 $false .sym 14823 sys1.cpu.decoding1.jr .sym 14824 sys1.cpu.ireg1.q[5] .sym 14825 sys1.cpu.regbk1.b[5] .sym 14826 sys1.cpu.decoding1.imm .sym 14829 sys1.cpu.ireg1.q[14] .sym 14830 sys1.cpu.ireg1.q[13] .sym 14831 sys1.cpu.ireg1.q[12] .sym 14832 sys1.cpu.ireg1.q[15] .sym 14835 sys1.cpu.ireg1.q[14] .sym 14836 sys1.cpu.ireg1.q[15] .sym 14837 sys1.cpu.ireg1.q[13] .sym 14838 sys1.cpu.ireg1.q[12] .sym 14841 $abc$4366$n783_1 .sym 14842 sys1.cpu.ireg1.q[12] .sym 14843 sys1.cpu.ireg1.q[15] .sym 14844 sys1.cpu.ireg1.q[14] .sym 14847 sys1.cpu.ireg1.q[12] .sym 14848 sys1.cpu.ireg1.q[14] .sym 14849 sys1.cpu.ireg1.q[13] .sym 14850 sys1.cpu.ireg1.q[15] .sym 14856 $abc$4366$n983 .sym 14857 $abc$4366$n984 .sym 14858 $abc$4366$n985 .sym 14859 $abc$4366$n986 .sym 14860 $abc$4366$n987 .sym 14861 $abc$4366$n988 .sym 14928 $abc$4366$n522 .sym 14929 sys1.cpu.alu1.sb[1] .sym 14930 $abc$4366$n521 .sym 14931 $abc$4366$n982 .sym 14934 sys1.cpu.ireg1.q[13] .sym 14935 sys1.cpu.ireg1.q[12] .sym 14936 sys1.cpu.ireg1.q[15] .sym 14937 sys1.cpu.decoding1.exe .sym 14940 $abc$4366$n522 .sym 14941 sys1.cpu.alu1.sb[5] .sym 14942 $abc$4366$n521 .sym 14943 $abc$4366$n986 .sym 14946 $abc$4366$n519 .sym 14947 $abc$4366$n518 .sym 14948 sys1.cpu.alu1.sb[0] .sym 14949 sys1.cpu.alu1.sa[0] .sym 14952 $abc$4366$n522 .sym 14953 sys1.cpu.alu1.sb[4] .sym 14954 $abc$4366$n521 .sym 14955 $abc$4366$n985 .sym 14958 $abc$4366$n516 .sym 14959 sys1.cpu.alu1.sb[0] .sym 14960 sys1.cpu.alu1.sa[0] .sym 14961 $false .sym 14964 $false .sym 14965 sys1.cpu.alu1.sa[0] .sym 14966 sys1.cpu.alu1.sb[0] .sym 14967 sys1.cpu.alu1.sci .sym 14970 $abc$4366$n515 .sym 14971 $abc$4366$n517 .sym 14972 $abc$4366$n520 .sym 14973 $false .sym 14977 $abc$4366$n989 .sym 14978 $abc$4366$n990 .sym 14979 $abc$4366$n991 .sym 14980 $abc$4366$n992 .sym 14981 $abc$4366$n993 .sym 14982 $abc$4366$n994 .sym 14983 $abc$4366$n995 .sym 14984 $abc$4366$n996 .sym 15051 $abc$4366$n522 .sym 15052 sys1.cpu.alu1.sb[13] .sym 15053 $abc$4366$n521 .sym 15054 $abc$4366$n994 .sym 15057 $abc$4366$n522 .sym 15058 sys1.cpu.alu1.sb[11] .sym 15059 $abc$4366$n521 .sym 15060 $abc$4366$n992 .sym 15063 $abc$4366$n522 .sym 15064 sys1.cpu.alu1.sb[10] .sym 15065 $abc$4366$n521 .sym 15066 $abc$4366$n991 .sym 15069 $abc$4366$n522 .sym 15070 sys1.cpu.alu1.sb[3] .sym 15071 $abc$4366$n521 .sym 15072 $abc$4366$n984 .sym 15075 $abc$4366$n516 .sym 15076 sys1.cpu.alu1.sb[9] .sym 15077 sys1.cpu.alu1.sa[9] .sym 15078 $false .sym 15081 $abc$4366$n569 .sym 15082 $abc$4366$n570 .sym 15083 $abc$4366$n571 .sym 15084 $false .sym 15087 $abc$4366$n522 .sym 15088 sys1.cpu.alu1.sb[12] .sym 15089 $abc$4366$n521 .sym 15090 $abc$4366$n993 .sym 15093 $abc$4366$n519 .sym 15094 $abc$4366$n518 .sym 15095 sys1.cpu.alu1.sb[9] .sym 15096 sys1.cpu.alu1.sa[9] .sym 15100 $abc$4366$n997 .sym 15101 $abc$4366$n998 .sym 15102 sys1.cpu.flags1.f[3] .sym 15103 $abc$4366$n539 .sym 15104 $abc$4366$n596 .sym 15105 $abc$4366$n540 .sym 15106 $abc$4366$n561 .sym 15107 $abc$4366$n566 .sym 15174 $abc$4366$n516 .sym 15175 sys1.cpu.alu1.sb[10] .sym 15176 sys1.cpu.alu1.sa[10] .sym 15177 $false .sym 15180 sys1.cpu.flags1.qc .sym 15181 sys1.cpu.ireg1.q[11] .sym 15182 sys1.cpu.ireg1.q[9] .sym 15183 $abc$4366$n915_1 .sym 15186 $abc$4366$n519 .sym 15187 $abc$4366$n518 .sym 15188 sys1.cpu.alu1.sb[10] .sym 15189 sys1.cpu.alu1.sa[10] .sym 15192 sys1.cpu.flags1.qz .sym 15193 sys1.cpu.flags1.qs .sym 15194 sys1.cpu.ireg1.q[11] .sym 15195 sys1.cpu.ireg1.q[10] .sym 15198 $abc$4366$n574 .sym 15199 $abc$4366$n575 .sym 15200 $abc$4366$n576 .sym 15201 $false .sym 15204 $abc$4366$n594 .sym 15205 $abc$4366$n595 .sym 15206 $abc$4366$n596 .sym 15207 $false .sym 15210 $abc$4366$n516 .sym 15211 sys1.cpu.alu1.sb[14] .sym 15212 sys1.cpu.alu1.sa[14] .sym 15213 $false .sym 15216 $abc$4366$n519 .sym 15217 $abc$4366$n518 .sym 15218 sys1.cpu.alu1.sb[14] .sym 15219 sys1.cpu.alu1.sa[14] .sym 15223 $abc$4366$n559 .sym 15224 $abc$4366$n899_1 .sym 15225 sys1.cpu.flags1.f[7] .sym 15226 $abc$4366$n565 .sym 15227 sys1.cpu.flags1.f[8] .sym 15228 sys1.cpu.alu1.sa[3] .sym 15229 $abc$4366$n560 .sym 15230 $abc$4366$n564 .sym 15297 $abc$4366$n678 .sym 15298 sys1.cpu.alu1.a[12] .sym 15299 $false .sym 15300 $false .sym 15303 $abc$4366$n610 .sym 15304 sys1.cpu.di[1] .sym 15305 $abc$4366$n605 .sym 15306 sys1.cpu.decoding1.ld .sym 15309 $abc$4366$n516 .sym 15310 sys1.cpu.alu1.sb[12] .sym 15311 sys1.cpu.alu1.sa[12] .sym 15312 $false .sym 15315 $abc$4366$n519 .sym 15316 $abc$4366$n518 .sym 15317 sys1.cpu.alu1.sb[12] .sym 15318 sys1.cpu.alu1.sa[12] .sym 15321 sys1.cpu.regbk1.b[1] .sym 15322 sys1.cpu.ireg1.q[1] .sym 15323 sys1.cpu.decoding1.imm .sym 15324 $false .sym 15327 $abc$4366$n584 .sym 15328 $abc$4366$n585 .sym 15329 $abc$4366$n586 .sym 15330 $false .sym 15333 sys1.cpu.di[15] .sym 15334 $false .sym 15335 $false .sym 15336 $false .sym 15339 sys1.cpu.di[1] .sym 15340 $false .sym 15341 $false .sym 15342 $false .sym 15343 $true .sym 15344 pll1.clock_out$2 .sym 15345 $false .sym 15346 sys1.cpu.alu1.sa[8] .sym 15348 $abc$4366$n841 .sym 15349 $abc$4366$n730 .sym 15350 $abc$4366$n842 .sym 15351 sys1.cpu.regbk1.r4.wr .sym 15352 sys1.cpu.alu1.sa[7] .sym 15353 sys1.cpu.regbk1.r7.q[9] .sym 15420 sys1.cpu.ireg1.q[2] .sym 15421 sys1.cpu.ireg1.q[0] .sym 15422 sys1.cpu.ireg1.q[1] .sym 15423 $false .sym 15426 sys1.cpu.ireg1.q[2] .sym 15427 sys1.cpu.ireg1.q[0] .sym 15428 sys1.cpu.ireg1.q[1] .sym 15429 $false .sym 15432 sys1.cpu.ireg1.q[6] .sym 15433 $abc$4366$n899_1 .sym 15434 $false .sym 15435 $false .sym 15438 sys1.cpu.ireg1.q[2] .sym 15439 sys1.cpu.ireg1.q[1] .sym 15440 sys1.cpu.ireg1.q[0] .sym 15441 $false .sym 15444 $abc$4366$n661 .sym 15445 $abc$4366$n0 .sym 15446 $abc$4366$n486 .sym 15447 $false .sym 15456 sys1.cpu.flags1.f[7] .sym 15457 $false .sym 15458 $false .sym 15459 $false .sym 15462 sys1.cpu.flags1.f[11] .sym 15463 $false .sym 15464 $false .sym 15465 $false .sym 15466 sys1.cpu.regbk1.r3.wr .sym 15467 pll1.clock_out$2 .sym 15468 $false .sym 15469 sys1.cpu.alu1.sa[10] .sym 15470 sys1.cpu.regbk1.b[10] .sym 15471 sys1.cpu.alu1.a[7] .sym 15472 sys1.addr[10] .sym 15473 sys1.addr[7] .sym 15474 sys1.cpu.regbk1.r1.q[3] .sym 15476 sys1.cpu.regbk1.r1.q[10] .sym 15543 $abc$4366$n788_1 .sym 15544 sys1.cpu.regbk1.r3.q[7] .sym 15545 $abc$4366$n787_1 .sym 15546 sys1.cpu.regbk1.r4.q[7] .sym 15549 sys1.cpu.regbk1.r4.q[7] .sym 15550 $abc$4366$n676 .sym 15551 $abc$4366$n667 .sym 15552 sys1.cpu.regbk1.r3.q[7] .sym 15555 sys1.cpu.regbk1.r5.q[7] .sym 15556 $abc$4366$n797_1 .sym 15557 $abc$4366$n794_1 .sym 15558 sys1.cpu.regbk1.r1.q[7] .sym 15561 sys1.cpu.regbk1.r0.q[7] .sym 15562 $abc$4366$n675 .sym 15563 $abc$4366$n670 .sym 15564 sys1.cpu.regbk1.r7.q[7] .sym 15567 sys1.cpu.regbk1.r0.q[7] .sym 15568 $abc$4366$n796_1 .sym 15569 $abc$4366$n790_1 .sym 15570 sys1.cpu.regbk1.r7.q[7] .sym 15573 sys1.cpu.regbk1.r5.q[7] .sym 15574 $abc$4366$n673 .sym 15575 $abc$4366$n666 .sym 15576 sys1.cpu.regbk1.r1.q[7] .sym 15579 $abc$4366$n830 .sym 15580 $abc$4366$n831_1 .sym 15581 $abc$4366$n832 .sym 15582 $abc$4366$n833 .sym 15585 sys1.cpu.flags1.f[7] .sym 15586 $false .sym 15587 $false .sym 15588 $false .sym 15589 sys1.cpu.regbk1.r7.wr$2 .sym 15590 pll1.clock_out$2 .sym 15591 $false .sym 15592 sys1.cpu.alu1.sa[13] .sym 15593 $abc$4366$n845 .sym 15594 $abc$4366$n831_1 .sym 15595 $abc$4366$n717 .sym 15596 $abc$4366$n846_1 .sym 15597 sys1.cpu.regbk1.r6.q[7] .sym 15598 sys1.cpu.regbk1.r6.q[11] .sym 15599 sys1.cpu.regbk1.r6.q[10] .sym 15666 $abc$4366$n793_1 .sym 15667 sys1.cpu.regbk1.r2.q[11] .sym 15668 $abc$4366$n791_1 .sym 15669 sys1.cpu.regbk1.r6.q[11] .sym 15672 sys1.cpu.alu1.a[11] .sym 15673 sys1.cpu.regbk1.r0.q[11] .sym 15674 sys1.cpu.fnop .sym 15675 $false .sym 15690 sys1.cpu.flags1.f[2] .sym 15691 $false .sym 15692 $false .sym 15693 $false .sym 15696 sys1.cpu.flags1.f[5] .sym 15697 $false .sym 15698 $false .sym 15699 $false .sym 15702 sys1.cpu.flags1.f[8] .sym 15703 $false .sym 15704 $false .sym 15705 $false .sym 15712 sys1.cpu.regbk1.r1.wr .sym 15713 pll1.clock_out$2 .sym 15714 $false .sym 15715 $abc$4366$n723 .sym 15716 $abc$4366$n836 .sym 15717 sys1.cpu.alu1.a[8] .sym 15718 $abc$4366$n838 .sym 15719 sys1.addr[8] .sym 15720 $abc$4366$n725 .sym 15721 sys1.cpu.regbk1.b[8] .sym 15722 sys1.cpu.regbk1.r6.q[2] .sym 15789 $abc$4366$n794_1 .sym 15790 sys1.cpu.regbk1.r1.q[8] .sym 15791 $abc$4366$n791_1 .sym 15792 sys1.cpu.regbk1.r6.q[8] .sym 15795 sys1.cpu.regbk1.r6.q[8] .sym 15796 $abc$4366$n672 .sym 15797 $abc$4366$n670 .sym 15798 sys1.cpu.regbk1.r7.q[8] .sym 15801 sys1.cpu.regbk1.r5.q[8] .sym 15802 $abc$4366$n797_1 .sym 15803 $abc$4366$n787_1 .sym 15804 sys1.cpu.regbk1.r4.q[8] .sym 15807 sys1.cpu.regbk1.r4.q[8] .sym 15808 $abc$4366$n676 .sym 15809 $abc$4366$n667 .sym 15810 sys1.cpu.regbk1.r3.q[8] .sym 15813 sys1.cpu.flags1.f[7] .sym 15814 $false .sym 15815 $false .sym 15816 $false .sym 15819 sys1.cpu.flags1.f[15] .sym 15820 $false .sym 15821 $false .sym 15822 $false .sym 15825 sys1.cpu.flags1.f[8] .sym 15826 $false .sym 15827 $false .sym 15828 $false .sym 15831 sys1.cpu.flags1.f[2] .sym 15832 $false .sym 15833 $false .sym 15834 $false .sym 15835 sys1.cpu.regbk1.r5.wr$2 .sym 15836 pll1.clock_out$2 .sym 15837 $false .sym 15838 $abc$4366$n694 .sym 15839 $abc$4366$n489 .sym 15842 $abc$4366$n974 .sym 15843 sys1.addr[3] .sym 15844 sys1.cpu.regbk1.r2.q[8] .sym 15845 sys1.cpu.regbk1.r2.q[9] .sym 15912 $abc$4366$n487 .sym 15913 $abc$4366$n492 .sym 15914 $abc$4366$n496 .sym 15915 $abc$4366$n500 .sym 15918 $abc$4366$n489 .sym 15919 sys1.addr[4] .sym 15920 sys1.addr[5] .sym 15921 sys1.addr[10] .sym 15924 $abc$4366$n501 .sym 15925 $abc$4366$n503 .sym 15926 sys1.addr[3] .sym 15927 sys1.addr[9] .sym 15930 $abc$4366$n501 .sym 15931 $abc$4366$n503 .sym 15932 $false .sym 15933 $false .sym 15936 $abc$4366$n505 .sym 15937 $abc$4366$n775 .sym 15938 $abc$4366$n489 .sym 15939 $abc$4366$n493 .sym 15942 $abc$4366$n493 .sym 15943 sys1.addr[2] .sym 15944 sys1.addr[1] .sym 15945 sys1.addr[11] .sym 15948 sys1.cpu.alu1.a[12] .sym 15949 sys1.cpu.regbk1.r0.q[12] .sym 15950 sys1.cpu.fnop .sym 15951 $false .sym 15954 sys1.addr[8] .sym 15955 sys1.addr[7] .sym 15956 sys1.addr[6] .sym 15957 $false .sym 15961 sys1.cpu.regbk1.b[3] .sym 15962 $abc$4366$n693 .sym 15963 $abc$4366$n812_1 .sym 15964 $abc$4366$n692 .sym 15965 sys1.cpu.alu1.a[3] .sym 15966 $abc$4366$n810_1 .sym 15967 $abc$4366$n811_1 .sym 15968 sys1.cpu.regbk1.r6.q[3] .sym 16041 $abc$4366$n774 .sym 16042 sys1.addr[11] .sym 16043 $false .sym 16044 $false .sym 16047 $abc$4366$n774 .sym 16048 sys1.addr[11] .sym 16049 $false .sym 16050 $false .sym 16053 sys1.addr[11] .sym 16054 $abc$4366$n774 .sym 16055 $false .sym 16056 $false .sym 16065 sys1.cpu.flags1.f[1] .sym 16066 $false .sym 16067 $false .sym 16068 $false .sym 16071 sys1.cpu.flags1.f[12] .sym 16072 $false .sym 16073 $false .sym 16074 $false .sym 16077 sys1.cpu.flags1.f[14] .sym 16078 $false .sym 16079 $false .sym 16080 $false .sym 16081 sys1.cpu.regbk1.r3.wr .sym 16082 pll1.clock_out$2 .sym 16083 $false .sym 16084 $abc$4366$n755 .sym 16086 $abc$4366$n863_1 .sym 16087 sys1.cpu.alu1.a[13] .sym 16088 $abc$4366$n861_1 .sym 16089 sys1.cpu.regbk1.b[13] .sym 16090 $abc$4366$n756 .sym 16091 sys1.cpu.regbk1.r2.q[3] .sym 16158 $abc$4366$n746 .sym 16159 $abc$4366$n747 .sym 16160 $abc$4366$n748 .sym 16161 $abc$4366$n749 .sym 16164 sys1.cpu.regbk1.r0.q[12] .sym 16165 $abc$4366$n675 .sym 16166 $abc$4366$n673 .sym 16167 sys1.cpu.regbk1.r5.q[12] .sym 16170 sys1.cpu.regbk1.r0.q[12] .sym 16171 $abc$4366$n796_1 .sym 16172 $abc$4366$n788_1 .sym 16173 sys1.cpu.regbk1.r3.q[12] .sym 16176 sys1.cpu.regbk1.r6.q[12] .sym 16177 $abc$4366$n672 .sym 16178 $abc$4366$n670 .sym 16179 sys1.cpu.regbk1.r7.q[12] .sym 16182 sys1.cpu.regbk1.r4.q[12] .sym 16183 $abc$4366$n676 .sym 16184 $abc$4366$n667 .sym 16185 sys1.cpu.regbk1.r3.q[12] .sym 16188 sys1.cpu.flags1.f[2] .sym 16189 $false .sym 16190 $false .sym 16191 $false .sym 16194 sys1.cpu.flags1.f[12] .sym 16195 $false .sym 16196 $false .sym 16197 $false .sym 16200 sys1.cpu.flags1.f[13] .sym 16201 $false .sym 16202 $false .sym 16203 $false .sym 16204 sys1.cpu.regbk1.r4.wr$2 .sym 16205 pll1.clock_out$2 .sym 16206 $false .sym 16208 sys1.cpu.regbk1.r3.q[3] .sym 16210 sys1.cpu.regbk1.r3.q[15] .sym 16305 sys1.cpu.flags1.f[12] .sym 16306 $false .sym 16307 $false .sym 16308 $false .sym 16327 sys1.cpu.regbk1.r6.wr$2 .sym 16328 pll1.clock_out$2 .sym 16329 $false .sym 16497 sys1.cpu.regbk1.r5.wr .sym 16840 sys1.cpu.di[4] .sym 16844 sys1.cpu.di[5] .sym 16847 sys1.cpu.ireg1.q[14] .sym 16914 $abc$4366$n519 .sym 16915 $abc$4366$n518 .sym 16916 sys1.cpu.alu1.sb[5] .sym 16917 sys1.cpu.alu1.sa[5] .sym 16920 $abc$4366$n516 .sym 16921 sys1.cpu.alu1.sb[5] .sym 16922 sys1.cpu.alu1.sa[5] .sym 16923 $false .sym 16926 $abc$4366$n549 .sym 16927 $abc$4366$n550 .sym 16928 $abc$4366$n551 .sym 16929 $false .sym 16932 $abc$4366$n519 .sym 16933 $abc$4366$n518 .sym 16934 sys1.cpu.alu1.sb[1] .sym 16935 sys1.cpu.alu1.sa[1] .sym 16938 $abc$4366$n529 .sym 16939 $abc$4366$n530 .sym 16940 $abc$4366$n531 .sym 16941 $false .sym 16944 $abc$4366$n522 .sym 16945 sys1.cpu.alu1.sb[2] .sym 16946 $abc$4366$n521 .sym 16947 $abc$4366$n983 .sym 16950 $abc$4366$n522 .sym 16951 sys1.cpu.alu1.sb[6] .sym 16952 $abc$4366$n521 .sym 16953 $abc$4366$n987 .sym 16956 $abc$4366$n516 .sym 16957 sys1.cpu.alu1.sb[1] .sym 16958 sys1.cpu.alu1.sa[1] .sym 16959 $false .sym 16963 $abc$4366$n554 .sym 16964 $abc$4366$n556 .sym 16965 $abc$4366$n555 .sym 16966 sys1.cpu.decoding1.wrc .sym 16967 sys1.cpu.alu1.sb[7] .sym 16968 sys1.cpu.flags1.qc .sym 16999 $true .sym 17036 sys1.cpu.alu1.sci$2 .sym 17037 $false .sym 17038 sys1.cpu.alu1.sci .sym 17039 $false .sym 17040 $false .sym 17042 $auto$alumacc.cc:474:replace_alu$573.C[1] .sym 17044 sys1.cpu.alu1.sa[0] .sym 17045 sys1.cpu.alu1.sb[0] .sym 17048 $auto$alumacc.cc:474:replace_alu$573.C[2] .sym 17049 $false .sym 17050 sys1.cpu.alu1.sa[1] .sym 17051 sys1.cpu.alu1.sb[1] .sym 17052 $auto$alumacc.cc:474:replace_alu$573.C[1] .sym 17054 $auto$alumacc.cc:474:replace_alu$573.C[3] .sym 17055 $false .sym 17056 sys1.cpu.alu1.sa[2] .sym 17057 sys1.cpu.alu1.sb[2] .sym 17058 $auto$alumacc.cc:474:replace_alu$573.C[2] .sym 17060 $auto$alumacc.cc:474:replace_alu$573.C[4] .sym 17061 $false .sym 17062 sys1.cpu.alu1.sa[3] .sym 17063 sys1.cpu.alu1.sb[3] .sym 17064 $auto$alumacc.cc:474:replace_alu$573.C[3] .sym 17066 $auto$alumacc.cc:474:replace_alu$573.C[5] .sym 17067 $false .sym 17068 sys1.cpu.alu1.sa[4] .sym 17069 sys1.cpu.alu1.sb[4] .sym 17070 $auto$alumacc.cc:474:replace_alu$573.C[4] .sym 17072 $auto$alumacc.cc:474:replace_alu$573.C[6] .sym 17073 $false .sym 17074 sys1.cpu.alu1.sa[5] .sym 17075 sys1.cpu.alu1.sb[5] .sym 17076 $auto$alumacc.cc:474:replace_alu$573.C[5] .sym 17078 $auto$alumacc.cc:474:replace_alu$573.C[7] .sym 17079 $false .sym 17080 sys1.cpu.alu1.sa[6] .sym 17081 sys1.cpu.alu1.sb[6] .sym 17082 $auto$alumacc.cc:474:replace_alu$573.C[6] .sym 17086 sys1.cpu.flags1.f[13] .sym 17087 sys1.cpu.alu1.sa[9] .sym 17088 sys1.cpu.alu1.sb[8] .sym 17089 $abc$4366$n590 .sym 17090 $abc$4366$n591 .sym 17091 sys1.cpu.alu1.b[8] .sym 17092 $abc$4366$n632 .sym 17093 $abc$4366$n604 .sym 17122 $auto$alumacc.cc:474:replace_alu$573.C[7] .sym 17159 $auto$alumacc.cc:474:replace_alu$573.C[8] .sym 17160 $false .sym 17161 sys1.cpu.alu1.sa[7] .sym 17162 sys1.cpu.alu1.sb[7] .sym 17163 $auto$alumacc.cc:474:replace_alu$573.C[7] .sym 17165 $auto$alumacc.cc:474:replace_alu$573.C[9] .sym 17166 $false .sym 17167 sys1.cpu.alu1.sa[8] .sym 17168 sys1.cpu.alu1.sb[8] .sym 17169 $auto$alumacc.cc:474:replace_alu$573.C[8] .sym 17171 $auto$alumacc.cc:474:replace_alu$573.C[10] .sym 17172 $false .sym 17173 sys1.cpu.alu1.sa[9] .sym 17174 sys1.cpu.alu1.sb[9] .sym 17175 $auto$alumacc.cc:474:replace_alu$573.C[9] .sym 17177 $auto$alumacc.cc:474:replace_alu$573.C[11] .sym 17178 $false .sym 17179 sys1.cpu.alu1.sa[10] .sym 17180 sys1.cpu.alu1.sb[10] .sym 17181 $auto$alumacc.cc:474:replace_alu$573.C[10] .sym 17183 $auto$alumacc.cc:474:replace_alu$573.C[12] .sym 17184 $false .sym 17185 sys1.cpu.alu1.sa[11] .sym 17186 sys1.cpu.alu1.sb[11] .sym 17187 $auto$alumacc.cc:474:replace_alu$573.C[11] .sym 17189 $auto$alumacc.cc:474:replace_alu$573.C[13] .sym 17190 $false .sym 17191 sys1.cpu.alu1.sa[12] .sym 17192 sys1.cpu.alu1.sb[12] .sym 17193 $auto$alumacc.cc:474:replace_alu$573.C[12] .sym 17195 $auto$alumacc.cc:474:replace_alu$573.C[14] .sym 17196 $false .sym 17197 sys1.cpu.alu1.sa[13] .sym 17198 sys1.cpu.alu1.sb[13] .sym 17199 $auto$alumacc.cc:474:replace_alu$573.C[13] .sym 17201 $auto$alumacc.cc:474:replace_alu$573.C[15] .sym 17202 $false .sym 17203 sys1.cpu.alu1.sa[14] .sym 17204 sys1.cpu.alu1.sb[14] .sym 17205 $auto$alumacc.cc:474:replace_alu$573.C[14] .sym 17209 sys1.cpu.di[8] .sym 17210 sys1.cpu.alu1.sb[9] .sym 17211 $abc$4366$n600 .sym 17212 sys1.cpu.alu1.sb[14] .sym 17213 $abc$4366$n601 .sym 17214 sys1.cpu.alu1.sb[15] .sym 17215 sys1.cpu.alu1.b[14] .sym 17216 sys1.cpu.regbk1.r4.q[15] .sym 17245 $auto$alumacc.cc:474:replace_alu$573.C[15] .sym 17282 $auto$alumacc.cc:474:replace_alu$573.C[16] .sym 17283 $false .sym 17284 sys1.cpu.alu1.sa[15] .sym 17285 sys1.cpu.alu1.sb[15] .sym 17286 $auto$alumacc.cc:474:replace_alu$573.C[15] .sym 17289 $false .sym 17290 $false .sym 17291 $false .sym 17292 $auto$alumacc.cc:474:replace_alu$573.C[16] .sym 17295 $abc$4366$n539 .sym 17296 $abc$4366$n540 .sym 17297 $abc$4366$n541 .sym 17298 $false .sym 17301 $abc$4366$n516 .sym 17302 sys1.cpu.alu1.sb[3] .sym 17303 sys1.cpu.alu1.sa[3] .sym 17304 $false .sym 17307 $abc$4366$n522 .sym 17308 sys1.cpu.alu1.sb[15] .sym 17309 $abc$4366$n521 .sym 17310 $abc$4366$n996 .sym 17313 $abc$4366$n519 .sym 17314 $abc$4366$n518 .sym 17315 sys1.cpu.alu1.sb[3] .sym 17316 sys1.cpu.alu1.sa[3] .sym 17319 $abc$4366$n522 .sym 17320 sys1.cpu.alu1.sb[8] .sym 17321 $abc$4366$n521 .sym 17322 $abc$4366$n989 .sym 17325 $abc$4366$n522 .sym 17326 sys1.cpu.alu1.sb[9] .sym 17327 $abc$4366$n521 .sym 17328 $abc$4366$n990 .sym 17332 sys1.cpu.alu1.b[15] .sym 17333 $abc$4366$n525 .sym 17334 sys1.cpu.alu1.sb[0] .sym 17335 $abc$4366$n888_1 .sym 17336 $abc$4366$n656 .sym 17337 $abc$4366$n662 .sym 17338 sys1.cpu.regbk1.r1.wr .sym 17339 sys1.cpu.regbk1.r6.q[9] .sym 17406 $abc$4366$n516 .sym 17407 sys1.cpu.alu1.sb[7] .sym 17408 sys1.cpu.alu1.sa[7] .sym 17409 $false .sym 17412 sys1.cpu.ireg1.q[7] .sym 17413 sys1.cpu.decoding1.jr .sym 17414 sys1.cpu.ireg1.q[8] .sym 17415 $abc$4366$n524 .sym 17418 $abc$4366$n559 .sym 17419 $abc$4366$n560 .sym 17420 $abc$4366$n561 .sym 17421 $false .sym 17424 $abc$4366$n519 .sym 17425 $abc$4366$n518 .sym 17426 sys1.cpu.alu1.sb[8] .sym 17427 sys1.cpu.alu1.sa[8] .sym 17430 $abc$4366$n564 .sym 17431 $abc$4366$n565 .sym 17432 $abc$4366$n566 .sym 17433 $false .sym 17436 $abc$4366$n678 .sym 17437 sys1.cpu.alu1.a[3] .sym 17438 $false .sym 17439 $false .sym 17442 $abc$4366$n519 .sym 17443 $abc$4366$n518 .sym 17444 sys1.cpu.alu1.sb[7] .sym 17445 sys1.cpu.alu1.sa[7] .sym 17448 $abc$4366$n516 .sym 17449 sys1.cpu.alu1.sb[8] .sym 17450 sys1.cpu.alu1.sa[8] .sym 17451 $false .sym 17455 sys1.addr[9] .sym 17456 $abc$4366$n729 .sym 17457 $abc$4366$n840_1 .sym 17458 $abc$4366$n843_1 .sym 17459 sys1.cpu.regbk1.b[9] .sym 17460 $abc$4366$n731 .sym 17461 sys1.cpu.alu1.a[9] .sym 17462 sys1.cpu.regbk1.r4.q[9] .sym 17529 $abc$4366$n678 .sym 17530 sys1.cpu.alu1.a[8] .sym 17531 $false .sym 17532 $false .sym 17541 sys1.cpu.regbk1.r6.q[9] .sym 17542 $abc$4366$n791_1 .sym 17543 $abc$4366$n790_1 .sym 17544 sys1.cpu.regbk1.r7.q[9] .sym 17547 $abc$4366$n670 .sym 17548 sys1.cpu.regbk1.r7.q[9] .sym 17549 $abc$4366$n669 .sym 17550 sys1.cpu.regbk1.r2.q[9] .sym 17553 $abc$4366$n794_1 .sym 17554 sys1.cpu.regbk1.r1.q[9] .sym 17555 $abc$4366$n793_1 .sym 17556 sys1.cpu.regbk1.r2.q[9] .sym 17559 sys1.cpu.ireg1.q[6] .sym 17560 $abc$4366$n899_1 .sym 17561 $false .sym 17562 $false .sym 17565 $abc$4366$n678 .sym 17566 sys1.cpu.alu1.a[7] .sym 17567 $false .sym 17568 $false .sym 17571 sys1.cpu.flags1.f[9] .sym 17572 $false .sym 17573 $false .sym 17574 $false .sym 17575 sys1.cpu.regbk1.r7.wr$2 .sym 17576 pll1.clock_out$2 .sym 17577 $false .sym 17578 $abc$4366$n849_1 .sym 17579 $abc$4366$n728 .sym 17580 sys1.cpu.alu1.a[10] .sym 17581 $abc$4366$n737 .sym 17582 $abc$4366$n736 .sym 17583 $abc$4366$n848 .sym 17584 $abc$4366$n734 .sym 17585 sys1.cpu.regbk1.r5.q[10] .sym 17652 $abc$4366$n678 .sym 17653 sys1.cpu.alu1.a[10] .sym 17654 $false .sym 17655 $false .sym 17658 $abc$4366$n845 .sym 17659 $abc$4366$n848 .sym 17660 $abc$4366$n849_1 .sym 17661 $false .sym 17664 $abc$4366$n716 .sym 17665 $abc$4366$n717 .sym 17666 $abc$4366$n718 .sym 17667 $abc$4366$n719 .sym 17670 sys1.cpu.alu1.a[10] .sym 17671 sys1.cpu.regbk1.r0.q[10] .sym 17672 sys1.cpu.fnop .sym 17673 $false .sym 17676 sys1.cpu.alu1.a[7] .sym 17677 sys1.cpu.regbk1.r0.q[7] .sym 17678 sys1.cpu.fnop .sym 17679 $false .sym 17682 sys1.cpu.flags1.f[3] .sym 17683 $false .sym 17684 $false .sym 17685 $false .sym 17694 sys1.cpu.flags1.f[10] .sym 17695 $false .sym 17696 $false .sym 17697 $false .sym 17698 sys1.cpu.regbk1.r1.wr .sym 17699 pll1.clock_out$2 .sym 17700 $false .sym 17701 $abc$4366$n847 .sym 17703 sys1.cpu.alu1.sa[15] .sym 17704 $abc$4366$n735 .sym 17705 $abc$4366$n661 .sym 17706 sys1.cpu.di[14] .sym 17707 sys1.cpu.regbk1.r7.q[10] .sym 17775 $abc$4366$n678 .sym 17776 sys1.cpu.alu1.a[13] .sym 17777 $false .sym 17778 $false .sym 17781 sys1.cpu.regbk1.r0.q[10] .sym 17782 $abc$4366$n796_1 .sym 17783 $abc$4366$n847 .sym 17784 $abc$4366$n846_1 .sym 17787 $abc$4366$n793_1 .sym 17788 sys1.cpu.regbk1.r2.q[7] .sym 17789 $abc$4366$n791_1 .sym 17790 sys1.cpu.regbk1.r6.q[7] .sym 17793 sys1.cpu.regbk1.r6.q[7] .sym 17794 $abc$4366$n672 .sym 17795 $abc$4366$n669 .sym 17796 sys1.cpu.regbk1.r2.q[7] .sym 17799 $abc$4366$n794_1 .sym 17800 sys1.cpu.regbk1.r1.q[10] .sym 17801 $abc$4366$n791_1 .sym 17802 sys1.cpu.regbk1.r6.q[10] .sym 17805 sys1.cpu.flags1.f[7] .sym 17806 $false .sym 17807 $false .sym 17808 $false .sym 17811 sys1.cpu.flags1.f[11] .sym 17812 $false .sym 17813 $false .sym 17814 $false .sym 17817 sys1.cpu.flags1.f[10] .sym 17818 $false .sym 17819 $false .sym 17820 $false .sym 17821 sys1.cpu.regbk1.r6.wr$2 .sym 17822 pll1.clock_out$2 .sym 17823 $false .sym 17824 $abc$4366$n768 .sym 17825 $abc$4366$n765 .sym 17826 sys1.cpu.alu1.a[15] .sym 17827 sys1.cpu.regbk1.inc .sym 17828 $abc$4366$n874 .sym 17829 sys1.cpu.regbk1.r0.q[4] .sym 17898 sys1.cpu.regbk1.r0.q[8] .sym 17899 $abc$4366$n675 .sym 17900 $abc$4366$n673 .sym 17901 sys1.cpu.regbk1.r5.q[8] .sym 17904 $abc$4366$n793_1 .sym 17905 sys1.cpu.regbk1.r2.q[8] .sym 17906 $abc$4366$n788_1 .sym 17907 sys1.cpu.regbk1.r3.q[8] .sym 17910 $abc$4366$n722 .sym 17911 $abc$4366$n723 .sym 17912 $abc$4366$n724 .sym 17913 $abc$4366$n725 .sym 17916 sys1.cpu.regbk1.r0.q[8] .sym 17917 $abc$4366$n796_1 .sym 17918 $abc$4366$n790_1 .sym 17919 sys1.cpu.regbk1.r7.q[8] .sym 17922 sys1.cpu.alu1.a[8] .sym 17923 sys1.cpu.regbk1.r0.q[8] .sym 17924 sys1.cpu.fnop .sym 17925 $false .sym 17928 sys1.cpu.regbk1.r2.q[8] .sym 17929 $abc$4366$n669 .sym 17930 $abc$4366$n666 .sym 17931 sys1.cpu.regbk1.r1.q[8] .sym 17934 $abc$4366$n835 .sym 17935 $abc$4366$n836 .sym 17936 $abc$4366$n837_1 .sym 17937 $abc$4366$n838 .sym 17940 sys1.cpu.flags1.f[2] .sym 17941 $false .sym 17942 $false .sym 17943 $false .sym 17944 sys1.cpu.regbk1.r6.wr$2 .sym 17945 pll1.clock_out$2 .sym 17946 $false .sym 17947 $abc$4366$n872_1 .sym 17948 $abc$4366$n871 .sym 17949 $abc$4366$n873_1 .sym 17950 $abc$4366$n767 .sym 17951 sys1.cpu.regbk1.b[15] .sym 17952 $abc$4366$n493 .sym 17953 $abc$4366$n766_1 .sym 17954 sys1.cpu.regbk1.r0.q[12] .sym 18021 sys1.cpu.regbk1.r0.q[3] .sym 18022 $abc$4366$n675 .sym 18023 $abc$4366$n666 .sym 18024 sys1.cpu.regbk1.r1.q[3] .sym 18027 sys1.cpu.alu1.a[13] .sym 18028 sys1.cpu.regbk1.r0.q[13] .sym 18029 sys1.cpu.fnop .sym 18030 $false .sym 18045 $abc$4366$n774 .sym 18046 sys1.addr[11] .sym 18047 $false .sym 18048 $false .sym 18051 sys1.cpu.alu1.a[3] .sym 18052 sys1.cpu.regbk1.r0.q[3] .sym 18053 sys1.cpu.fnop .sym 18054 $false .sym 18057 sys1.cpu.flags1.f[8] .sym 18058 $false .sym 18059 $false .sym 18060 $false .sym 18063 sys1.cpu.flags1.f[9] .sym 18064 $false .sym 18065 $false .sym 18066 $false .sym 18067 sys1.cpu.regbk1.r2.wr .sym 18068 pll1.clock_out$2 .sym 18069 $false .sym 18070 $abc$4366$n695 .sym 18071 $abc$4366$n813_1 .sym 18072 sys1.cpu.regbk1.r7.q[13] .sym 18075 sys1.cpu.regbk1.r7.q[3] .sym 18076 sys1.cpu.regbk1.r7.q[15] .sym 18144 $abc$4366$n810_1 .sym 18145 $abc$4366$n811_1 .sym 18146 $abc$4366$n812_1 .sym 18147 $abc$4366$n813_1 .sym 18150 sys1.cpu.regbk1.r6.q[3] .sym 18151 $abc$4366$n672 .sym 18152 $abc$4366$n669 .sym 18153 sys1.cpu.regbk1.r2.q[3] .sym 18156 sys1.cpu.regbk1.r5.q[3] .sym 18157 $abc$4366$n797_1 .sym 18158 $abc$4366$n794_1 .sym 18159 sys1.cpu.regbk1.r1.q[3] .sym 18162 sys1.cpu.regbk1.r5.q[3] .sym 18163 $abc$4366$n673 .sym 18164 $abc$4366$n667 .sym 18165 sys1.cpu.regbk1.r3.q[3] .sym 18168 $abc$4366$n692 .sym 18169 $abc$4366$n693 .sym 18170 $abc$4366$n694 .sym 18171 $abc$4366$n695 .sym 18174 sys1.cpu.regbk1.r0.q[3] .sym 18175 $abc$4366$n796_1 .sym 18176 $abc$4366$n788_1 .sym 18177 sys1.cpu.regbk1.r3.q[3] .sym 18180 $abc$4366$n793_1 .sym 18181 sys1.cpu.regbk1.r2.q[3] .sym 18182 $abc$4366$n791_1 .sym 18183 sys1.cpu.regbk1.r6.q[3] .sym 18186 sys1.cpu.flags1.f[3] .sym 18187 $false .sym 18188 $false .sym 18189 $false .sym 18190 sys1.cpu.regbk1.r6.wr$2 .sym 18191 pll1.clock_out$2 .sym 18192 $false .sym 18193 sys1.cpu.di[1] .sym 18194 $abc$4366$n752 .sym 18196 $abc$4366$n754 .sym 18197 $abc$4366$n864_1 .sym 18198 $abc$4366$n753 .sym 18199 $abc$4366$n862 .sym 18200 sys1.cpu.regbk1.r6.q[15] .sym 18267 sys1.cpu.regbk1.r0.q[13] .sym 18268 $abc$4366$n675 .sym 18269 $abc$4366$n667 .sym 18270 sys1.cpu.regbk1.r3.q[13] .sym 18279 $abc$4366$n794_1 .sym 18280 sys1.cpu.regbk1.r1.q[13] .sym 18281 $abc$4366$n793_1 .sym 18282 sys1.cpu.regbk1.r2.q[13] .sym 18285 $abc$4366$n752 .sym 18286 $abc$4366$n755 .sym 18287 $abc$4366$n756 .sym 18288 $false .sym 18291 $abc$4366$n788_1 .sym 18292 sys1.cpu.regbk1.r3.q[13] .sym 18293 $abc$4366$n787_1 .sym 18294 sys1.cpu.regbk1.r4.q[13] .sym 18297 $abc$4366$n861_1 .sym 18298 $abc$4366$n862 .sym 18299 $abc$4366$n863_1 .sym 18300 $abc$4366$n864_1 .sym 18303 sys1.cpu.regbk1.r4.q[13] .sym 18304 $abc$4366$n676 .sym 18305 $abc$4366$n669 .sym 18306 sys1.cpu.regbk1.r2.q[13] .sym 18309 sys1.cpu.flags1.f[3] .sym 18310 $false .sym 18311 $false .sym 18312 $false .sym 18313 sys1.cpu.regbk1.r2.wr .sym 18314 pll1.clock_out$2 .sym 18315 $false .sym 18320 sys1.cpu.regbk1.r1.q[13] .sym 18321 sys1.cpu.regbk1.r1.q[15] .sym 18396 sys1.cpu.flags1.f[3] .sym 18397 $false .sym 18398 $false .sym 18399 $false .sym 18408 sys1.cpu.flags1.f[15] .sym 18409 $false .sym 18410 $false .sym 18411 $false .sym 18436 sys1.cpu.regbk1.r3.wr .sym 18437 pll1.clock_out$2 .sym 18438 $false .sym 18664 $abc$4366$n922 .sym 18792 $abc$4366$n925 .sym 18951 $abc$4366$n923 .sym 19022 $abc$4366$n922 .sym 19023 $abc$4366$n923 .sym 19024 $abc$4366$n911 .sym 19025 $false .sym 19046 $abc$4366$n925 .sym 19047 $abc$4366$n926 .sym 19048 $abc$4366$n911 .sym 19049 $false .sym 19064 sys1.cpu.di[14] .sym 19065 $false .sym 19066 $false .sym 19067 $false .sym 19068 $true .sym 19069 pll1.clock_out$2 .sym 19070 $false .sym 19074 $abc$4366$n926 .sym 19145 $abc$4366$n516 .sym 19146 sys1.cpu.alu1.sb[6] .sym 19147 sys1.cpu.alu1.sa[6] .sym 19148 $false .sym 19151 $abc$4366$n519 .sym 19152 $abc$4366$n518 .sym 19153 sys1.cpu.alu1.sb[6] .sym 19154 sys1.cpu.alu1.sa[6] .sym 19157 $abc$4366$n522 .sym 19158 sys1.cpu.alu1.sb[7] .sym 19159 $abc$4366$n521 .sym 19160 $abc$4366$n988 .sym 19163 $abc$4366$n525 .sym 19164 $abc$4366$n907_1 .sym 19165 $false .sym 19166 $false .sym 19169 $abc$4366$n605 .sym 19170 sys1.cpu.alu1.b[7] .sym 19171 $false .sym 19172 $false .sym 19175 $abc$4366$n604 .sym 19176 $abc$4366$n605 .sym 19177 $false .sym 19178 $false .sym 19191 sys1.cpu.decoding1.wrc .sym 19192 pll1.clock_out$2 .sym 19193 $false .sym 19197 $abc$4366$n935 .sym 19268 $abc$4366$n589 .sym 19269 $abc$4366$n590 .sym 19270 $abc$4366$n591 .sym 19271 $false .sym 19274 $abc$4366$n678 .sym 19275 sys1.cpu.alu1.a[9] .sym 19276 $false .sym 19277 $false .sym 19280 $abc$4366$n605 .sym 19281 sys1.cpu.alu1.b[8] .sym 19282 $false .sym 19283 $false .sym 19286 $abc$4366$n519 .sym 19287 $abc$4366$n518 .sym 19288 sys1.cpu.alu1.sb[13] .sym 19289 sys1.cpu.alu1.sa[13] .sym 19292 $abc$4366$n522 .sym 19293 sys1.cpu.alu1.sb[14] .sym 19294 $abc$4366$n521 .sym 19295 $abc$4366$n995 .sym 19298 sys1.cpu.di[8] .sym 19299 $abc$4366$n632 .sym 19300 sys1.cpu.decoding1.ld .sym 19301 $false .sym 19304 sys1.cpu.decoding1.jr .sym 19305 sys1.cpu.ireg1.q[8] .sym 19306 sys1.cpu.regbk1.b[8] .sym 19307 sys1.cpu.decoding1.imm .sym 19310 $abc$4366$n522 .sym 19311 sys1.cpu.alu1.sb[0] .sym 19312 $abc$4366$n521 .sym 19313 $abc$4366$n998 .sym 19320 $abc$4366$n938 .sym 19391 $abc$4366$n934 .sym 19392 $abc$4366$n935 .sym 19393 $abc$4366$n911 .sym 19394 $false .sym 19397 $abc$4366$n605 .sym 19398 sys1.cpu.alu1.b[9] .sym 19399 $false .sym 19400 $false .sym 19403 $abc$4366$n519 .sym 19404 $abc$4366$n518 .sym 19405 sys1.cpu.alu1.sb[15] .sym 19406 sys1.cpu.alu1.sa[15] .sym 19409 $abc$4366$n605 .sym 19410 sys1.cpu.alu1.b[14] .sym 19411 $false .sym 19412 $false .sym 19415 $abc$4366$n522 .sym 19416 sys1.cpu.flags1.qc .sym 19417 $abc$4366$n521 .sym 19418 $abc$4366$n997 .sym 19421 $abc$4366$n605 .sym 19422 sys1.cpu.alu1.b[15] .sym 19423 $false .sym 19424 $false .sym 19427 sys1.cpu.di[14] .sym 19428 $abc$4366$n656 .sym 19429 sys1.cpu.decoding1.ld .sym 19430 $false .sym 19433 sys1.cpu.flags1.f[15] .sym 19434 $false .sym 19435 $false .sym 19436 $false .sym 19437 sys1.cpu.regbk1.r4.wr$2 .sym 19438 pll1.clock_out$2 .sym 19439 $false .sym 19443 $abc$4366$n934 .sym 19514 $abc$4366$n662 .sym 19515 sys1.cpu.di[15] .sym 19516 sys1.cpu.decoding1.ld .sym 19517 $false .sym 19520 sys1.cpu.decoding1.jr .sym 19521 sys1.cpu.ireg1.q[6] .sym 19522 $abc$4366$n526 .sym 19523 $false .sym 19526 $abc$4366$n607 .sym 19527 sys1.cpu.di[0] .sym 19528 $abc$4366$n605 .sym 19529 sys1.cpu.decoding1.ld .sym 19532 sys1.cpu.flags1.f[12] .sym 19533 sys1.cpu.flags1.f[13] .sym 19534 sys1.cpu.flags1.f[14] .sym 19535 sys1.cpu.flags1.f[15] .sym 19538 sys1.cpu.decoding1.jr .sym 19539 sys1.cpu.ireg1.q[8] .sym 19540 sys1.cpu.regbk1.b[14] .sym 19541 sys1.cpu.decoding1.imm .sym 19544 sys1.cpu.decoding1.jr .sym 19545 sys1.cpu.ireg1.q[8] .sym 19546 sys1.cpu.regbk1.b[15] .sym 19547 sys1.cpu.decoding1.imm .sym 19550 sys1.cpu.decoding1.jr .sym 19551 $abc$4366$n526 .sym 19552 sys1.cpu.ireg1.q[6] .sym 19553 $abc$4366$n524 .sym 19556 sys1.cpu.flags1.f[9] .sym 19557 $false .sym 19558 $false .sym 19559 $false .sym 19560 sys1.cpu.regbk1.r6.wr$2 .sym 19561 pll1.clock_out$2 .sym 19562 $false .sym 19566 $abc$4366$n937 .sym 19637 sys1.cpu.alu1.a[9] .sym 19638 sys1.cpu.regbk1.r0.q[9] .sym 19639 sys1.cpu.fnop .sym 19640 $false .sym 19643 sys1.cpu.regbk1.r3.q[9] .sym 19644 $abc$4366$n667 .sym 19645 $abc$4366$n666 .sym 19646 sys1.cpu.regbk1.r1.q[9] .sym 19649 $abc$4366$n788_1 .sym 19650 sys1.cpu.regbk1.r3.q[9] .sym 19651 $abc$4366$n787_1 .sym 19652 sys1.cpu.regbk1.r4.q[9] .sym 19655 $abc$4366$n797_1 .sym 19656 sys1.cpu.regbk1.r5.q[9] .sym 19657 $abc$4366$n796_1 .sym 19658 sys1.cpu.regbk1.r0.q[9] .sym 19661 $abc$4366$n840_1 .sym 19662 $abc$4366$n841 .sym 19663 $abc$4366$n842 .sym 19664 $abc$4366$n843_1 .sym 19667 $abc$4366$n673 .sym 19668 sys1.cpu.regbk1.r5.q[9] .sym 19669 $abc$4366$n672 .sym 19670 sys1.cpu.regbk1.r6.q[9] .sym 19673 $abc$4366$n728 .sym 19674 $abc$4366$n729 .sym 19675 $abc$4366$n730 .sym 19676 $abc$4366$n731 .sym 19679 sys1.cpu.flags1.f[9] .sym 19680 $false .sym 19681 $false .sym 19682 $false .sym 19683 sys1.cpu.regbk1.r4.wr$2 .sym 19684 pll1.clock_out$2 .sym 19685 $false .sym 19689 $abc$4366$n952 .sym 19760 sys1.cpu.regbk1.r5.q[10] .sym 19761 $abc$4366$n797_1 .sym 19762 $abc$4366$n787_1 .sym 19763 sys1.cpu.regbk1.r4.q[10] .sym 19766 $abc$4366$n676 .sym 19767 sys1.cpu.regbk1.r4.q[9] .sym 19768 $abc$4366$n675 .sym 19769 sys1.cpu.regbk1.r0.q[9] .sym 19772 $abc$4366$n734 .sym 19773 $abc$4366$n735 .sym 19774 $abc$4366$n736 .sym 19775 $abc$4366$n737 .sym 19778 sys1.cpu.regbk1.r0.q[10] .sym 19779 $abc$4366$n675 .sym 19780 $abc$4366$n673 .sym 19781 sys1.cpu.regbk1.r5.q[10] .sym 19784 sys1.cpu.regbk1.r2.q[10] .sym 19785 $abc$4366$n669 .sym 19786 $abc$4366$n666 .sym 19787 sys1.cpu.regbk1.r1.q[10] .sym 19790 $abc$4366$n793_1 .sym 19791 sys1.cpu.regbk1.r2.q[10] .sym 19792 $abc$4366$n788_1 .sym 19793 sys1.cpu.regbk1.r3.q[10] .sym 19796 sys1.cpu.regbk1.r4.q[10] .sym 19797 $abc$4366$n676 .sym 19798 $abc$4366$n667 .sym 19799 sys1.cpu.regbk1.r3.q[10] .sym 19802 sys1.cpu.flags1.f[10] .sym 19803 $false .sym 19804 $false .sym 19805 $false .sym 19806 sys1.cpu.regbk1.r5.wr$2 .sym 19807 pll1.clock_out$2 .sym 19808 $false .sym 19812 $abc$4366$n955 .sym 19883 $abc$4366$n790_1 .sym 19884 sys1.cpu.regbk1.r7.q[10] .sym 19885 $false .sym 19886 $false .sym 19895 $abc$4366$n678 .sym 19896 sys1.cpu.alu1.a[15] .sym 19897 $false .sym 19898 $false .sym 19901 sys1.cpu.regbk1.r6.q[10] .sym 19902 $abc$4366$n672 .sym 19903 $abc$4366$n670 .sym 19904 sys1.cpu.regbk1.r7.q[10] .sym 19907 $abc$4366$n955 .sym 19908 $abc$4366$n956 .sym 19909 $abc$4366$n911 .sym 19910 $false .sym 19913 $abc$4366$n952 .sym 19914 $abc$4366$n953 .sym 19915 $abc$4366$n911 .sym 19916 $false .sym 19919 sys1.cpu.flags1.f[10] .sym 19920 $false .sym 19921 $false .sym 19922 $false .sym 19929 sys1.cpu.regbk1.r7.wr$2 .sym 19930 pll1.clock_out$2 .sym 19931 $false .sym 19935 $abc$4366$n953 .sym 20006 sys1.cpu.regbk1.r6.q[15] .sym 20007 $abc$4366$n672 .sym 20008 $abc$4366$n669 .sym 20009 sys1.cpu.regbk1.r2.q[15] .sym 20012 $abc$4366$n676 .sym 20013 sys1.cpu.regbk1.r4.q[15] .sym 20014 $abc$4366$n673 .sym 20015 sys1.cpu.regbk1.r5.q[15] .sym 20018 $abc$4366$n765 .sym 20019 $abc$4366$n766_1 .sym 20020 $abc$4366$n767 .sym 20021 $abc$4366$n768 .sym 20024 $abc$4366$n675 .sym 20025 sys1.cpu.fnop .sym 20026 $false .sym 20027 $false .sym 20030 $abc$4366$n793_1 .sym 20031 sys1.cpu.regbk1.r2.q[15] .sym 20032 $abc$4366$n791_1 .sym 20033 sys1.cpu.regbk1.r6.q[15] .sym 20036 $abc$4366$n790 .sym 20037 sys1.cpu.flags1.f[4] .sym 20038 sys1.cpu.regbk1.wr[0] .sym 20039 $false .sym 20052 $true .sym 20053 pll1.clock_out$2 .sym 20054 $false .sym 20058 $abc$4366$n956 .sym 20129 $abc$4366$n790_1 .sym 20130 sys1.cpu.regbk1.r7.q[15] .sym 20131 $abc$4366$n788_1 .sym 20132 sys1.cpu.regbk1.r3.q[15] .sym 20135 sys1.cpu.regbk1.r0.q[15] .sym 20136 $abc$4366$n796_1 .sym 20137 $abc$4366$n787_1 .sym 20138 sys1.cpu.regbk1.r4.q[15] .sym 20141 sys1.cpu.regbk1.r5.q[15] .sym 20142 $abc$4366$n797_1 .sym 20143 $abc$4366$n794_1 .sym 20144 sys1.cpu.regbk1.r1.q[15] .sym 20147 sys1.cpu.regbk1.r3.q[15] .sym 20148 $abc$4366$n667 .sym 20149 $abc$4366$n666 .sym 20150 sys1.cpu.regbk1.r1.q[15] .sym 20153 $abc$4366$n871 .sym 20154 $abc$4366$n872_1 .sym 20155 $abc$4366$n873_1 .sym 20156 $abc$4366$n874 .sym 20159 sys1.cpu.alu1.a[15] .sym 20160 sys1.cpu.regbk1.r0.q[15] .sym 20161 sys1.cpu.fnop .sym 20162 $false .sym 20165 sys1.cpu.regbk1.r0.q[15] .sym 20166 $abc$4366$n675 .sym 20167 $abc$4366$n670 .sym 20168 sys1.cpu.regbk1.r7.q[15] .sym 20171 $abc$4366$n814 .sym 20172 sys1.cpu.flags1.f[12] .sym 20173 sys1.cpu.regbk1.wr[0] .sym 20174 $false .sym 20175 $true .sym 20176 pll1.clock_out$2 .sym 20177 $false .sym 20181 $abc$4366$n910 .sym 20252 sys1.cpu.regbk1.r4.q[3] .sym 20253 $abc$4366$n676 .sym 20254 $abc$4366$n670 .sym 20255 sys1.cpu.regbk1.r7.q[3] .sym 20258 $abc$4366$n790_1 .sym 20259 sys1.cpu.regbk1.r7.q[3] .sym 20260 $abc$4366$n787_1 .sym 20261 sys1.cpu.regbk1.r4.q[3] .sym 20264 sys1.cpu.flags1.f[13] .sym 20265 $false .sym 20266 $false .sym 20267 $false .sym 20282 sys1.cpu.flags1.f[3] .sym 20283 $false .sym 20284 $false .sym 20285 $false .sym 20288 sys1.cpu.flags1.f[15] .sym 20289 $false .sym 20290 $false .sym 20291 $false .sym 20298 sys1.cpu.regbk1.r7.wr$2 .sym 20299 pll1.clock_out$2 .sym 20300 $false .sym 20304 $abc$4366$n914 .sym 20375 $abc$4366$n913 .sym 20376 $abc$4366$n914 .sym 20377 $abc$4366$n911 .sym 20378 $false .sym 20381 sys1.cpu.regbk1.r5.q[13] .sym 20382 $abc$4366$n673 .sym 20383 $abc$4366$n754 .sym 20384 $abc$4366$n753 .sym 20393 $abc$4366$n666 .sym 20394 sys1.cpu.regbk1.r1.q[13] .sym 20395 $false .sym 20396 $false .sym 20399 $abc$4366$n797_1 .sym 20400 sys1.cpu.regbk1.r5.q[13] .sym 20401 $abc$4366$n796_1 .sym 20402 sys1.cpu.regbk1.r0.q[13] .sym 20405 sys1.cpu.regbk1.r6.q[13] .sym 20406 $abc$4366$n672 .sym 20407 $abc$4366$n670 .sym 20408 sys1.cpu.regbk1.r7.q[13] .sym 20411 sys1.cpu.regbk1.r6.q[13] .sym 20412 $abc$4366$n791_1 .sym 20413 $abc$4366$n790_1 .sym 20414 sys1.cpu.regbk1.r7.q[13] .sym 20417 sys1.cpu.flags1.f[15] .sym 20418 $false .sym 20419 $false .sym 20420 $false .sym 20421 sys1.cpu.regbk1.r6.wr$2 .sym 20422 pll1.clock_out$2 .sym 20423 $false .sym 20427 $abc$4366$n909 .sym 20522 sys1.cpu.flags1.f[13] .sym 20523 $false .sym 20524 $false .sym 20525 $false .sym 20528 sys1.cpu.flags1.f[15] .sym 20529 $false .sym 20530 $false .sym 20531 $false .sym 20544 sys1.cpu.regbk1.r1.wr .sym 20545 pll1.clock_out$2 .sym 20546 $false .sym 20550 $abc$4366$n913 .sym 20854 $undef .sym 20855 $undef .sym 20856 $undef .sym 20857 $undef .sym 20858 $undef .sym 20859 $undef .sym 20860 $undef .sym 20861 $undef .sym 20862 sys1.addr[0] .sym 20863 sys1.addr[1] .sym 20864 sys1.addr[10] .sym 20865 sys1.addr[2] .sym 20866 sys1.addr[3] .sym 20867 sys1.addr[4] .sym 20868 sys1.addr[5] .sym 20869 sys1.addr[6] .sym 20870 sys1.addr[7] .sym 20871 sys1.addr[8] .sym 20872 sys1.addr[9] .sym 20873 pll1.clock_out$2 .sym 20874 $abc$4366$n978 .sym 20875 $undef .sym 20876 $undef .sym 20877 $undef .sym 20878 sys1.cpu.regbk1.b[4] .sym 20879 $undef .sym 20880 $undef .sym 20881 $undef .sym 20882 $undef .sym 20883 $true$2 .sym 20992 $undef .sym 20993 $undef .sym 20994 $undef .sym 20995 $undef .sym 20996 $undef .sym 20997 $undef .sym 20998 $undef .sym 20999 $undef .sym 21000 sys1.addr[0] .sym 21001 sys1.addr[1] .sym 21002 sys1.addr[10] .sym 21003 sys1.addr[2] .sym 21004 sys1.addr[3] .sym 21005 sys1.addr[4] .sym 21006 sys1.addr[5] .sym 21007 sys1.addr[6] .sym 21008 sys1.addr[7] .sym 21009 sys1.addr[8] .sym 21010 sys1.addr[9] .sym 21011 pll1.clock_out$2 .sym 21012 $abc$4366$n977 .sym 21013 $true$2 .sym 21014 $undef .sym 21015 sys1.cpu.regbk1.b[5] .sym 21016 $undef .sym 21017 $undef .sym 21018 $undef .sym 21019 $undef .sym 21020 $undef .sym 21021 $undef .sym 21088 sys1.cpu.flags1.f[6] .sym 21094 $undef .sym 21095 $undef .sym 21096 $undef .sym 21097 $undef .sym 21098 $undef .sym 21099 $undef .sym 21100 $undef .sym 21101 $undef .sym 21102 sys1.addr[0] .sym 21103 sys1.addr[1] .sym 21104 sys1.addr[10] .sym 21105 sys1.addr[2] .sym 21106 sys1.addr[3] .sym 21107 sys1.addr[4] .sym 21108 sys1.addr[5] .sym 21109 sys1.addr[6] .sym 21110 sys1.addr[7] .sym 21111 sys1.addr[8] .sym 21112 sys1.addr[9] .sym 21113 pll1.clock_out$2 .sym 21114 $abc$4366$n975 .sym 21115 $undef .sym 21116 $undef .sym 21117 $undef .sym 21118 sys1.cpu.regbk1.b[4] .sym 21119 $undef .sym 21120 $undef .sym 21121 $undef .sym 21122 $undef .sym 21123 $true$2 .sym 21189 sys1.cpu.decoding1.wrzs .sym 21192 $abc$4366$n589 .sym 21193 sys1.cpu.flags1.qs .sym 21196 $undef .sym 21197 $undef .sym 21198 $undef .sym 21199 $undef .sym 21200 $undef .sym 21201 $undef .sym 21202 $undef .sym 21203 $undef .sym 21204 sys1.addr[0] .sym 21205 sys1.addr[1] .sym 21206 sys1.addr[10] .sym 21207 sys1.addr[2] .sym 21208 sys1.addr[3] .sym 21209 sys1.addr[4] .sym 21210 sys1.addr[5] .sym 21211 sys1.addr[6] .sym 21212 sys1.addr[7] .sym 21213 sys1.addr[8] .sym 21214 sys1.addr[9] .sym 21215 pll1.clock_out$2 .sym 21216 $abc$4366$n974 .sym 21217 $true$2 .sym 21218 $undef .sym 21219 sys1.cpu.regbk1.b[5] .sym 21220 $undef .sym 21221 $undef .sym 21222 $undef .sym 21223 $undef .sym 21224 $undef .sym 21225 $undef .sym 21290 $abc$4366$n637 .sym 21291 sys1.cpu.alu1.b[9] .sym 21292 sys1.cpu.flags1.f[15] .sym 21293 $abc$4366$n599 .sym 21294 $abc$4366$n636 .sym 21295 sys1.cpu.ireg1.q[9] .sym 21297 sys1.cpu.ireg1.q[8] .sym 21298 $undef .sym 21299 $undef .sym 21300 $undef .sym 21301 $undef .sym 21302 $undef .sym 21303 $undef .sym 21304 $undef .sym 21305 $undef .sym 21306 sys1.addr[0] .sym 21307 sys1.addr[1] .sym 21308 sys1.addr[10] .sym 21309 sys1.addr[2] .sym 21310 sys1.addr[3] .sym 21311 sys1.addr[4] .sym 21312 sys1.addr[5] .sym 21313 sys1.addr[6] .sym 21314 sys1.addr[7] .sym 21315 sys1.addr[8] .sym 21316 sys1.addr[9] .sym 21317 pll1.clock_out$2 .sym 21318 $abc$4366$n975 .sym 21319 $undef .sym 21320 $undef .sym 21321 $undef .sym 21322 sys1.cpu.regbk1.b[8] .sym 21323 $undef .sym 21324 $undef .sym 21325 $undef .sym 21326 $undef .sym 21327 $true$2 .sym 21392 $abc$4366$n885_1 .sym 21393 $abc$4366$n607 .sym 21394 sys1.cpu.regbk1.wr[0] .sym 21395 $abc$4366$n526 .sym 21396 $abc$4366$n887_1 .sym 21398 $abc$4366$n886_1 .sym 21399 sys1.cpu.flags1.qz .sym 21400 $undef .sym 21401 $undef .sym 21402 $undef .sym 21403 $undef .sym 21404 $undef .sym 21405 $undef .sym 21406 $undef .sym 21407 $undef .sym 21408 sys1.addr[0] .sym 21409 sys1.addr[1] .sym 21410 sys1.addr[10] .sym 21411 sys1.addr[2] .sym 21412 sys1.addr[3] .sym 21413 sys1.addr[4] .sym 21414 sys1.addr[5] .sym 21415 sys1.addr[6] .sym 21416 sys1.addr[7] .sym 21417 sys1.addr[8] .sym 21418 sys1.addr[9] .sym 21419 pll1.clock_out$2 .sym 21420 $abc$4366$n974 .sym 21421 $true$2 .sym 21422 $undef .sym 21423 sys1.cpu.regbk1.b[9] .sym 21424 $undef .sym 21425 $undef .sym 21426 $undef .sym 21427 $undef .sym 21428 $undef .sym 21429 $undef .sym 21494 $abc$4366$n665 .sym 21496 sys1.cpu.regbk1.r4.q[3] .sym 21497 sys1.cpu.regbk1.r4.q[10] .sym 21499 sys1.cpu.regbk1.r4.q[7] .sym 21502 $undef .sym 21503 $undef .sym 21504 $undef .sym 21505 $undef .sym 21506 $undef .sym 21507 $undef .sym 21508 $undef .sym 21509 $undef .sym 21510 sys1.addr[0] .sym 21511 sys1.addr[1] .sym 21512 sys1.addr[10] .sym 21513 sys1.addr[2] .sym 21514 sys1.addr[3] .sym 21515 sys1.addr[4] .sym 21516 sys1.addr[5] .sym 21517 sys1.addr[6] .sym 21518 sys1.addr[7] .sym 21519 sys1.addr[8] .sym 21520 sys1.addr[9] .sym 21521 pll1.clock_out$2 .sym 21522 $abc$4366$n978 .sym 21523 $undef .sym 21524 $undef .sym 21525 $undef .sym 21526 sys1.cpu.regbk1.b[8] .sym 21527 $undef .sym 21528 $undef .sym 21529 $undef .sym 21530 $undef .sym 21531 $true$2 .sym 21598 sys1.cpu.regbk1.r3.q[0] .sym 21601 sys1.cpu.regbk1.r3.q[9] .sym 21603 sys1.cpu.regbk1.r3.q[10] .sym 21604 $undef .sym 21605 $undef .sym 21606 $undef .sym 21607 $undef .sym 21608 $undef .sym 21609 $undef .sym 21610 $undef .sym 21611 $undef .sym 21612 sys1.addr[0] .sym 21613 sys1.addr[1] .sym 21614 sys1.addr[10] .sym 21615 sys1.addr[2] .sym 21616 sys1.addr[3] .sym 21617 sys1.addr[4] .sym 21618 sys1.addr[5] .sym 21619 sys1.addr[6] .sym 21620 sys1.addr[7] .sym 21621 sys1.addr[8] .sym 21622 sys1.addr[9] .sym 21623 pll1.clock_out$2 .sym 21624 $abc$4366$n977 .sym 21625 $true$2 .sym 21626 $undef .sym 21627 sys1.cpu.regbk1.b[9] .sym 21628 $undef .sym 21629 $undef .sym 21630 $undef .sym 21631 $undef .sym 21632 $undef .sym 21633 $undef .sym 21698 sys1.cpu.regbk1.r2.q[10] .sym 21699 sys1.cpu.regbk1.r2.q[15] .sym 21701 sys1.cpu.regbk1.r2.q[7] .sym 21703 sys1.cpu.regbk1.r2.q[11] .sym 21706 $undef .sym 21707 $undef .sym 21708 $undef .sym 21709 $undef .sym 21710 $undef .sym 21711 $undef .sym 21712 $undef .sym 21713 $undef .sym 21714 sys1.addr[0] .sym 21715 sys1.addr[1] .sym 21716 sys1.addr[10] .sym 21717 sys1.addr[2] .sym 21718 sys1.addr[3] .sym 21719 sys1.addr[4] .sym 21720 sys1.addr[5] .sym 21721 sys1.addr[6] .sym 21722 sys1.addr[7] .sym 21723 sys1.addr[8] .sym 21724 sys1.addr[9] .sym 21725 pll1.clock_out$2 .sym 21726 $abc$4366$n978 .sym 21727 $undef .sym 21728 $undef .sym 21729 $undef .sym 21730 sys1.cpu.regbk1.b[14] .sym 21731 $undef .sym 21732 $undef .sym 21733 $undef .sym 21734 $undef .sym 21735 $true$2 .sym 21801 sys1.cpu.regbk1.r0.q[2] .sym 21802 sys1.cpu.ireg1.q[0] .sym 21804 sys1.cpu.regbk1.r0.q[5] .sym 21805 sys1.cpu.regbk1.r0.q[6] .sym 21806 sys1.cpu.regbk1.r0.q[1] .sym 21807 sys1.cpu.regbk1.r0.q[3] .sym 21808 $undef .sym 21809 $undef .sym 21810 $undef .sym 21811 $undef .sym 21812 $undef .sym 21813 $undef .sym 21814 $undef .sym 21815 $undef .sym 21816 sys1.addr[0] .sym 21817 sys1.addr[1] .sym 21818 sys1.addr[10] .sym 21819 sys1.addr[2] .sym 21820 sys1.addr[3] .sym 21821 sys1.addr[4] .sym 21822 sys1.addr[5] .sym 21823 sys1.addr[6] .sym 21824 sys1.addr[7] .sym 21825 sys1.addr[8] .sym 21826 sys1.addr[9] .sym 21827 pll1.clock_out$2 .sym 21828 $abc$4366$n977 .sym 21829 $true$2 .sym 21830 $undef .sym 21831 sys1.cpu.regbk1.b[15] .sym 21832 $undef .sym 21833 $undef .sym 21834 $undef .sym 21835 $undef .sym 21836 $undef .sym 21837 $undef .sym 21902 sys1.cpu.regbk1.r0.q[11] .sym 21903 sys1.cpu.regbk1.r0.q[8] .sym 21904 sys1.cpu.regbk1.r0.q[10] .sym 21905 sys1.cpu.regbk1.r0.q[9] .sym 21906 sys1.cpu.regbk1.r0.q[14] .sym 21907 sys1.cpu.regbk1.r0.q[15] .sym 21909 sys1.cpu.regbk1.r0.q[13] .sym 21910 $undef .sym 21911 $undef .sym 21912 $undef .sym 21913 $undef .sym 21914 $undef .sym 21915 $undef .sym 21916 $undef .sym 21917 $undef .sym 21918 sys1.addr[0] .sym 21919 sys1.addr[1] .sym 21920 sys1.addr[10] .sym 21921 sys1.addr[2] .sym 21922 sys1.addr[3] .sym 21923 sys1.addr[4] .sym 21924 sys1.addr[5] .sym 21925 sys1.addr[6] .sym 21926 sys1.addr[7] .sym 21927 sys1.addr[8] .sym 21928 sys1.addr[9] .sym 21929 pll1.clock_out$2 .sym 21930 $abc$4366$n975 .sym 21931 $undef .sym 21932 $undef .sym 21933 $undef .sym 21934 sys1.cpu.regbk1.b[14] .sym 21935 $undef .sym 21936 $undef .sym 21937 $undef .sym 21938 $undef .sym 21939 $true$2 .sym 22006 sys1.cpu.regbk1.r5.q[3] .sym 22010 sys1.cpu.regbk1.r5.q[13] .sym 22012 $undef .sym 22013 $undef .sym 22014 $undef .sym 22015 $undef .sym 22016 $undef .sym 22017 $undef .sym 22018 $undef .sym 22019 $undef .sym 22020 sys1.addr[0] .sym 22021 sys1.addr[1] .sym 22022 sys1.addr[10] .sym 22023 sys1.addr[2] .sym 22024 sys1.addr[3] .sym 22025 sys1.addr[4] .sym 22026 sys1.addr[5] .sym 22027 sys1.addr[6] .sym 22028 sys1.addr[7] .sym 22029 sys1.addr[8] .sym 22030 sys1.addr[9] .sym 22031 pll1.clock_out$2 .sym 22032 $abc$4366$n974 .sym 22033 $true$2 .sym 22034 $undef .sym 22035 sys1.cpu.regbk1.b[15] .sym 22036 $undef .sym 22037 $undef .sym 22038 $undef .sym 22039 $undef .sym 22040 $undef .sym 22041 $undef .sym 22106 sys1.cpu.di[0] .sym 22110 sys1.cpu.regbk1.r6.q[13] .sym 22114 $undef .sym 22115 $undef .sym 22116 $undef .sym 22117 $undef .sym 22118 $undef .sym 22119 $undef .sym 22120 $undef .sym 22121 $undef .sym 22122 sys1.addr[0] .sym 22123 sys1.addr[1] .sym 22124 sys1.addr[10] .sym 22125 sys1.addr[2] .sym 22126 sys1.addr[3] .sym 22127 sys1.addr[4] .sym 22128 sys1.addr[5] .sym 22129 sys1.addr[6] .sym 22130 sys1.addr[7] .sym 22131 sys1.addr[8] .sym 22132 sys1.addr[9] .sym 22133 pll1.clock_out$2 .sym 22134 $abc$4366$n975 .sym 22135 $undef .sym 22136 $undef .sym 22137 $undef .sym 22138 sys1.cpu.regbk1.b[0] .sym 22139 $undef .sym 22140 $undef .sym 22141 $undef .sym 22142 $undef .sym 22143 $true$2 .sym 22212 sys1.cpu.regbk1.r3.q[13] .sym 22216 $undef .sym 22217 $undef .sym 22218 $undef .sym 22219 $undef .sym 22220 $undef .sym 22221 $undef .sym 22222 $undef .sym 22223 $undef .sym 22224 sys1.addr[0] .sym 22225 sys1.addr[1] .sym 22226 sys1.addr[10] .sym 22227 sys1.addr[2] .sym 22228 sys1.addr[3] .sym 22229 sys1.addr[4] .sym 22230 sys1.addr[5] .sym 22231 sys1.addr[6] .sym 22232 sys1.addr[7] .sym 22233 sys1.addr[8] .sym 22234 sys1.addr[9] .sym 22235 pll1.clock_out$2 .sym 22236 $abc$4366$n974 .sym 22237 $true$2 .sym 22238 $undef .sym 22239 sys1.cpu.regbk1.b[1] .sym 22240 $undef .sym 22241 $undef .sym 22242 $undef .sym 22243 $undef .sym 22244 $undef .sym 22245 $undef .sym 22318 $undef .sym 22319 $undef .sym 22320 $undef .sym 22321 $undef .sym 22322 $undef .sym 22323 $undef .sym 22324 $undef .sym 22325 $undef .sym 22326 sys1.addr[0] .sym 22327 sys1.addr[1] .sym 22328 sys1.addr[10] .sym 22329 sys1.addr[2] .sym 22330 sys1.addr[3] .sym 22331 sys1.addr[4] .sym 22332 sys1.addr[5] .sym 22333 sys1.addr[6] .sym 22334 sys1.addr[7] .sym 22335 sys1.addr[8] .sym 22336 sys1.addr[9] .sym 22337 pll1.clock_out$2 .sym 22338 $abc$4366$n978 .sym 22339 $undef .sym 22340 $undef .sym 22341 $undef .sym 22342 sys1.cpu.regbk1.b[0] .sym 22343 $undef .sym 22344 $undef .sym 22345 $undef .sym 22346 $undef .sym 22347 $true$2 .sym 22416 $undef .sym 22417 $undef .sym 22418 $undef .sym 22419 $undef .sym 22420 $undef .sym 22421 $undef .sym 22422 $undef .sym 22423 $undef .sym 22424 sys1.addr[0] .sym 22425 sys1.addr[1] .sym 22426 sys1.addr[10] .sym 22427 sys1.addr[2] .sym 22428 sys1.addr[3] .sym 22429 sys1.addr[4] .sym 22430 sys1.addr[5] .sym 22431 sys1.addr[6] .sym 22432 sys1.addr[7] .sym 22433 sys1.addr[8] .sym 22434 sys1.addr[9] .sym 22435 pll1.clock_out$2 .sym 22436 $abc$4366$n977 .sym 22437 $true$2 .sym 22438 $undef .sym 22439 sys1.cpu.regbk1.b[1] .sym 22440 $undef .sym 22441 $undef .sym 22442 $undef .sym 22443 $undef .sym 22444 $undef .sym 22445 $undef .sym 23038 $abc$4366$n554 .sym 23039 $abc$4366$n556 .sym 23040 $abc$4366$n555 .sym 23041 $false .sym 23155 $abc$4366$n771 .sym 23156 $abc$4366$n525 .sym 23157 $abc$4366$n524 .sym 23158 $false .sym 23173 $abc$4366$n516 .sym 23174 sys1.cpu.alu1.sb[13] .sym 23175 sys1.cpu.alu1.sa[13] .sym 23176 $false .sym 23179 sys1.cpu.flags1.f[15] .sym 23180 $false .sym 23181 $false .sym 23182 $false .sym 23195 sys1.cpu.decoding1.wrzs .sym 23196 pll1.clock_out$2 .sym 23197 $false .sym 23272 $abc$4366$n937 .sym 23273 $abc$4366$n938 .sym 23274 $abc$4366$n911 .sym 23275 $false .sym 23278 $abc$4366$n637 .sym 23279 $abc$4366$n636 .sym 23280 sys1.cpu.decoding1.ld .sym 23281 $false .sym 23284 $abc$4366$n599 .sym 23285 $abc$4366$n600 .sym 23286 $abc$4366$n601 .sym 23287 $false .sym 23290 $abc$4366$n516 .sym 23291 sys1.cpu.alu1.sb[15] .sym 23292 sys1.cpu.alu1.sa[15] .sym 23293 $false .sym 23296 sys1.cpu.decoding1.jr .sym 23297 sys1.cpu.ireg1.q[8] .sym 23298 sys1.cpu.regbk1.b[9] .sym 23299 sys1.cpu.decoding1.imm .sym 23302 $abc$4366$n637 .sym 23303 sys1.cpu.fnop .sym 23304 $false .sym 23305 $false .sym 23314 sys1.cpu.di[8] .sym 23315 $false .sym 23316 $false .sym 23317 $false .sym 23318 $true .sym 23319 pll1.clock_out$2 .sym 23320 $false .sym 23321 sys1.cpu.regbk1.r5.q[9] .sym 23395 sys1.cpu.flags1.f[4] .sym 23396 sys1.cpu.flags1.f[5] .sym 23397 sys1.cpu.flags1.f[6] .sym 23398 sys1.cpu.flags1.f[7] .sym 23401 sys1.cpu.regbk1.b[0] .sym 23402 sys1.cpu.ireg1.q[0] .sym 23403 sys1.cpu.decoding1.imm .sym 23404 $false .sym 23407 $abc$4366$n524 .sym 23408 $abc$4366$n525 .sym 23409 $false .sym 23410 $false .sym 23413 sys1.cpu.ireg1.q[8] .sym 23414 sys1.cpu.ireg1.q[7] .sym 23415 sys1.cpu.decoding1.jr .sym 23416 $false .sym 23419 sys1.cpu.flags1.f[8] .sym 23420 sys1.cpu.flags1.f[9] .sym 23421 sys1.cpu.flags1.f[10] .sym 23422 sys1.cpu.flags1.f[11] .sym 23431 sys1.cpu.flags1.f[0] .sym 23432 sys1.cpu.flags1.f[1] .sym 23433 sys1.cpu.flags1.f[2] .sym 23434 sys1.cpu.flags1.f[3] .sym 23437 $abc$4366$n885_1 .sym 23438 $abc$4366$n886_1 .sym 23439 $abc$4366$n887_1 .sym 23440 $abc$4366$n888_1 .sym 23441 sys1.cpu.decoding1.wrzs .sym 23442 pll1.clock_out$2 .sym 23443 $false .sym 23446 sys1.cpu.regbk1.r1.q[9] .sym 23449 sys1.cpu.regbk1.r1.q[0] .sym 23518 sys1.cpu.regbk1.r3.q[0] .sym 23519 $abc$4366$n667 .sym 23520 $abc$4366$n666 .sym 23521 sys1.cpu.regbk1.r1.q[0] .sym 23530 sys1.cpu.flags1.f[3] .sym 23531 $false .sym 23532 $false .sym 23533 $false .sym 23536 sys1.cpu.flags1.f[10] .sym 23537 $false .sym 23538 $false .sym 23539 $false .sym 23548 sys1.cpu.flags1.f[7] .sym 23549 $false .sym 23550 $false .sym 23551 $false .sym 23564 sys1.cpu.regbk1.r4.wr$2 .sym 23565 pll1.clock_out$2 .sym 23566 $false .sym 23570 sys1.cpu.regbk1.r1.q[7] .sym 23653 sys1.cpu.flags1.f[0] .sym 23654 $false .sym 23655 $false .sym 23656 $false .sym 23671 sys1.cpu.flags1.f[9] .sym 23672 $false .sym 23673 $false .sym 23674 $false .sym 23683 sys1.cpu.flags1.f[10] .sym 23684 $false .sym 23685 $false .sym 23686 $false .sym 23687 sys1.cpu.regbk1.r3.wr .sym 23688 pll1.clock_out$2 .sym 23689 $false .sym 23691 $abc$4366$n777 .sym 23692 sys1.cpu.regbk1.r0.q[7] .sym 23693 sys1.cpu.regbk1.r0.q[0] .sym 23764 sys1.cpu.flags1.f[10] .sym 23765 $false .sym 23766 $false .sym 23767 $false .sym 23770 sys1.cpu.flags1.f[15] .sym 23771 $false .sym 23772 $false .sym 23773 $false .sym 23782 sys1.cpu.flags1.f[7] .sym 23783 $false .sym 23784 $false .sym 23785 $false .sym 23794 sys1.cpu.flags1.f[11] .sym 23795 $false .sym 23796 $false .sym 23797 $false .sym 23810 sys1.cpu.regbk1.r2.wr .sym 23811 pll1.clock_out$2 .sym 23812 $false .sym 23814 $abc$4366$n781 .sym 23815 $abc$4366$n784 .sym 23816 $abc$4366$n787 .sym 23817 $abc$4366$n790 .sym 23818 $abc$4366$n793 .sym 23819 $abc$4366$n796 .sym 23820 $abc$4366$n799 .sym 23893 $abc$4366$n784 .sym 23894 sys1.cpu.flags1.f[2] .sym 23895 sys1.cpu.regbk1.wr[0] .sym 23896 $false .sym 23899 sys1.cpu.di[0] .sym 23900 $false .sym 23901 $false .sym 23902 $false .sym 23911 $abc$4366$n793 .sym 23912 sys1.cpu.flags1.f[5] .sym 23913 sys1.cpu.regbk1.wr[0] .sym 23914 $false .sym 23917 $abc$4366$n796 .sym 23918 sys1.cpu.flags1.f[6] .sym 23919 sys1.cpu.regbk1.wr[0] .sym 23920 $false .sym 23923 $abc$4366$n781 .sym 23924 sys1.cpu.flags1.f[1] .sym 23925 sys1.cpu.regbk1.wr[0] .sym 23926 $false .sym 23929 $abc$4366$n787 .sym 23930 sys1.cpu.flags1.f[3] .sym 23931 sys1.cpu.regbk1.wr[0] .sym 23932 $false .sym 23933 $true .sym 23934 pll1.clock_out$2 .sym 23935 $false .sym 23936 $abc$4366$n802 .sym 23937 $abc$4366$n805 .sym 23938 $abc$4366$n808 .sym 23939 $abc$4366$n811 .sym 23940 $abc$4366$n814 .sym 23941 $abc$4366$n817 .sym 23942 $abc$4366$n820 .sym 23943 $abc$4366$n823 .sym 24010 $abc$4366$n811 .sym 24011 sys1.cpu.flags1.f[11] .sym 24012 sys1.cpu.regbk1.wr[0] .sym 24013 $false .sym 24016 $abc$4366$n802 .sym 24017 sys1.cpu.flags1.f[8] .sym 24018 sys1.cpu.regbk1.wr[0] .sym 24019 $false .sym 24022 $abc$4366$n808 .sym 24023 sys1.cpu.flags1.f[10] .sym 24024 sys1.cpu.regbk1.wr[0] .sym 24025 $false .sym 24028 $abc$4366$n805 .sym 24029 sys1.cpu.flags1.f[9] .sym 24030 sys1.cpu.regbk1.wr[0] .sym 24031 $false .sym 24034 $abc$4366$n820 .sym 24035 sys1.cpu.flags1.f[14] .sym 24036 sys1.cpu.regbk1.wr[0] .sym 24037 $false .sym 24040 $abc$4366$n823 .sym 24041 sys1.cpu.flags1.f[15] .sym 24042 sys1.cpu.regbk1.wr[0] .sym 24043 $false .sym 24052 $abc$4366$n817 .sym 24053 sys1.cpu.flags1.f[13] .sym 24054 sys1.cpu.regbk1.wr[0] .sym 24055 $false .sym 24056 $true .sym 24057 pll1.clock_out$2 .sym 24058 $false .sym 24060 $abc$4366$n911 .sym 24145 sys1.cpu.flags1.f[3] .sym 24146 $false .sym 24147 $false .sym 24148 $false .sym 24169 sys1.cpu.flags1.f[13] .sym 24170 $false .sym 24171 $false .sym 24172 $false .sym 24179 sys1.cpu.regbk1.r5.wr$2 .sym 24180 pll1.clock_out$2 .sym 24181 $false .sym 24256 $abc$4366$n910 .sym 24257 $abc$4366$n909 .sym 24258 $abc$4366$n911 .sym 24259 $false .sym 24280 sys1.cpu.flags1.f[13] .sym 24281 $false .sym 24282 $false .sym 24283 $false .sym 24302 sys1.cpu.regbk1.r6.wr$2 .sym 24303 pll1.clock_out$2 .sym 24304 $false .sym 24403 sys1.cpu.flags1.f[13] .sym 24404 $false .sym 24405 $false .sym 24406 $false .sym 24425 sys1.cpu.regbk1.r3.wr .sym 24426 pll1.clock_out$2 .sym 24427 $false .sym 25660 sys1.cpu.flags1.f[9] .sym 25661 $false .sym 25662 $false .sym 25663 $false .sym 25706 sys1.cpu.regbk1.r5.wr$2 .sym 25707 pll1.clock_out$2 .sym 25708 $false .sym 25827 sys1.cpu.flags1.f[9] .sym 25828 $false .sym 25829 $false .sym 25830 $false .sym 25845 sys1.cpu.flags1.f[0] .sym 25846 $false .sym 25847 $false .sym 25848 $false .sym 25861 sys1.cpu.regbk1.r1.wr .sym 25862 pll1.clock_out$2 .sym 25863 $false .sym 25988 sys1.cpu.flags1.f[7] .sym 25989 $false .sym 25990 $false .sym 25991 $false .sym 26016 sys1.cpu.regbk1.r1.wr .sym 26017 pll1.clock_out$2 .sym 26018 $false .sym 26131 $false .sym 26132 sys1.cpu.regbk1.inc .sym 26133 sys1.cpu.regbk1.r0.q[0] .sym 26134 $false .sym 26137 $abc$4366$n799 .sym 26138 sys1.cpu.flags1.f[7] .sym 26139 sys1.cpu.regbk1.wr[0] .sym 26140 $false .sym 26143 $abc$4366$n777 .sym 26144 sys1.cpu.flags1.f[0] .sym 26145 sys1.cpu.regbk1.wr[0] .sym 26146 $false .sym 26171 $true .sym 26172 pll1.clock_out$2 .sym 26173 $false .sym 26242 $false .sym 26279 $auto$alumacc.cc:474:replace_alu$576.C[1] .sym 26281 sys1.cpu.regbk1.inc .sym 26282 sys1.cpu.regbk1.r0.q[0] .sym 26285 $auto$alumacc.cc:474:replace_alu$576.C[2] .sym 26286 $false .sym 26287 $false .sym 26288 sys1.cpu.regbk1.r0.q[1] .sym 26289 $auto$alumacc.cc:474:replace_alu$576.C[1] .sym 26291 $auto$alumacc.cc:474:replace_alu$576.C[3] .sym 26292 $false .sym 26293 $false .sym 26294 sys1.cpu.regbk1.r0.q[2] .sym 26295 $auto$alumacc.cc:474:replace_alu$576.C[2] .sym 26297 $auto$alumacc.cc:474:replace_alu$576.C[4] .sym 26298 $false .sym 26299 $false .sym 26300 sys1.cpu.regbk1.r0.q[3] .sym 26301 $auto$alumacc.cc:474:replace_alu$576.C[3] .sym 26303 $auto$alumacc.cc:474:replace_alu$576.C[5] .sym 26304 $false .sym 26305 $false .sym 26306 sys1.cpu.regbk1.r0.q[4] .sym 26307 $auto$alumacc.cc:474:replace_alu$576.C[4] .sym 26309 $auto$alumacc.cc:474:replace_alu$576.C[6] .sym 26310 $false .sym 26311 $false .sym 26312 sys1.cpu.regbk1.r0.q[5] .sym 26313 $auto$alumacc.cc:474:replace_alu$576.C[5] .sym 26315 $auto$alumacc.cc:474:replace_alu$576.C[7] .sym 26316 $false .sym 26317 $false .sym 26318 sys1.cpu.regbk1.r0.q[6] .sym 26319 $auto$alumacc.cc:474:replace_alu$576.C[6] .sym 26321 $auto$alumacc.cc:474:replace_alu$576.C[8] .sym 26322 $false .sym 26323 $false .sym 26324 sys1.cpu.regbk1.r0.q[7] .sym 26325 $auto$alumacc.cc:474:replace_alu$576.C[7] .sym 26397 $auto$alumacc.cc:474:replace_alu$576.C[8] .sym 26434 $auto$alumacc.cc:474:replace_alu$576.C[9] .sym 26435 $false .sym 26436 $false .sym 26437 sys1.cpu.regbk1.r0.q[8] .sym 26438 $auto$alumacc.cc:474:replace_alu$576.C[8] .sym 26440 $auto$alumacc.cc:474:replace_alu$576.C[10] .sym 26441 $false .sym 26442 $false .sym 26443 sys1.cpu.regbk1.r0.q[9] .sym 26444 $auto$alumacc.cc:474:replace_alu$576.C[9] .sym 26446 $auto$alumacc.cc:474:replace_alu$576.C[11] .sym 26447 $false .sym 26448 $false .sym 26449 sys1.cpu.regbk1.r0.q[10] .sym 26450 $auto$alumacc.cc:474:replace_alu$576.C[10] .sym 26452 $auto$alumacc.cc:474:replace_alu$576.C[12] .sym 26453 $false .sym 26454 $false .sym 26455 sys1.cpu.regbk1.r0.q[11] .sym 26456 $auto$alumacc.cc:474:replace_alu$576.C[11] .sym 26458 $auto$alumacc.cc:474:replace_alu$576.C[13] .sym 26459 $false .sym 26460 $false .sym 26461 sys1.cpu.regbk1.r0.q[12] .sym 26462 $auto$alumacc.cc:474:replace_alu$576.C[12] .sym 26464 $auto$alumacc.cc:474:replace_alu$576.C[14] .sym 26465 $false .sym 26466 $false .sym 26467 sys1.cpu.regbk1.r0.q[13] .sym 26468 $auto$alumacc.cc:474:replace_alu$576.C[13] .sym 26470 $auto$alumacc.cc:474:replace_alu$576.C[15] .sym 26471 $false .sym 26472 $false .sym 26473 sys1.cpu.regbk1.r0.q[14] .sym 26474 $auto$alumacc.cc:474:replace_alu$576.C[14] .sym 26477 $false .sym 26478 $false .sym 26479 sys1.cpu.regbk1.r0.q[15] .sym 26480 $auto$alumacc.cc:474:replace_alu$576.C[15] .sym 26596 sys1.addr[11] .sym 26597 $false .sym 26598 $false .sym 26599 $false .sym 26636 $true .sym 26637 pll1.clock_out$2 .sym 26638 $false .sym 27429 sys1.cpu.regbk1.r4.wr .sym 27463 $undef .sym 27519 $undef .sym 27522 $undef .sym 27549 $undef .sym 27552 $undef