## agere ${ }^{\text {systems }}$

## Low Power Nyquist-Rate ADCs

10 bit, $40 \mathrm{Ms} / \mathrm{s}$, pipeline ADC design.
$2.5 \mathrm{~V}, 0.25 \mu \mathrm{~m}$ CMOS.
J. Arias


## Modifications to previous design

$\Rightarrow$ Lower supply voltage: No enough room for a single cascode stage.
$\Rightarrow$ New opamps are two-stages. This gives more DC gain and output swing, but stability demands the use of compensation capacitors.
$\Rightarrow$ Comparators need a new design to accommodate the new input range.
$\Rightarrow$ Switches are fully CMOS transmission gates.

## Opamps:

$\Rightarrow$ Specs:
$\checkmark$ Slew-rate high enough to charge the load capacitances in $1 / 4$ of sampling period. $\left(S R=4 V_{\text {swing }} f_{s}=166 \mathrm{~V} / \mu \mathrm{s}\right)$
$\checkmark$ Enough Unit-Gain Bandwidth to allow settling to $2^{-N}$ relative error in $1 / 4$ of sampling period. ( $G B \simeq 10 f_{s}=200 \mathrm{MHz}$ )
$\checkmark$ DC gain well over $2^{N}$ to get good ADC linearity. (Gain>5000)
$\checkmark$ Must be stable with a feedback factor about $1 / 2$ (gain=2).
$\checkmark$ Total opamp noise below quantization noise.

## Rail-to-rail output opamp (2 stages)



First stage is a telescopic cascode:

- Large DC gain:
- Shorter channel devices.
- Low Parasitics
- 2 cascode nodes available for compensation:
- Splitted Compensation Capacitors gives more Gain-Bandwidth or Phase-Margin

Two Common-Mode-Feedback loops:

- Good stability
- Outer loop is a SC circuit due to linearity requirements.

Main Specs:

- Slew rate: $\quad 166 \mathrm{~V} / \mu \mathrm{s}$
- Gain-Bandwidth: 200 MHz


## Opamp noise (simulation)

$\Rightarrow$ Small, N -channel, input devices can generate large $1 / f$ noise, but the total noise integral is dominated by thermal noise due to the big bandwidth.
$\Rightarrow 1 / f$ noise corner below 100 KHz .
$\Rightarrow$ Total integrated input noise $(B W=200 \mathrm{MHz})$ about $200 \mu \mathrm{~V}$ rms. ( 15 dB below quantization noise)

## Inner Common Mode Feedback



- Continuous-Time CMFB possible because the output voltage swing of first stage is small.
- The circuit is a combination of source followers and level-shifter. It is a small load for the first stage.
- Small devices generate somewhat large noise, but this noise is mainly a common-mode signal.


## Outer Common-Mode Feedback



- Two Switched Capacitor sets working on alternate clock phases.
- Highly linear. Linearity is needed because of the high output voltage swing.
- Output stage can drive large capacitors. CMFB circuit does not load the opamp significantly.



## Switches

$\Rightarrow$ Rail-to-rail signals demands a fully complementary switch.
$\Rightarrow$ Low ON resistance required when charging large capacitors. ( $R_{O N}<2 K \Omega$ for 800fF capacitors).
$\Rightarrow$ Switch resistance varies with temperature and and process. Worst case scenario must be taken into account.
$\Rightarrow$ Biggest switch: 7/0.28 $\mu m$ (P-channel), 2.6/0.26 (N-channel). $R_{O N}$ always below $1 \mathrm{~K} \Omega$. Switches are scaled depending on load capacitance. Minimum size switch resistance: $26 K \Omega$.

## Flash ADCs:



- Thanks to digital correction these ADCs do not need to be very accurate.
- 100pF level-shifting capacitors. These capacitors always remains charged.


## Comparators



- Regenerative comparator: Low gain preamp + Full swing latch.
- Fast regeneration (<1ns typ.): small chances of metastability.


## Comparator layout



## DACs



- High impedance output during phase 1. This saves 2 series-switches in the S\&H circuit.
- Switch size depends on pipeline position.


## Stage scaling

| Stage | Cap. load (fF) | Scale factor | Comments |
| :---: | :---: | :---: | :---: |
| 1 | 1200 | 1 | Reference design |
| 2 | 400 | $1 / 3$ | - |
| $3-8$ | 300 | $1 / 4$ | - |
| 9 | - | - | Flash ADC only |

$\Rightarrow$ Things scaled:
$\checkmark$ Opamp currents, transistors and capacitors.
$\checkmark$ Sampling capacitors.
$\checkmark$ S\&H switches and DAC switches.

## S\&H capacitor layout

First Stage layout


## Digital delay \& correction logic




## Clock tree



Clock divider \& 2-phase generator


Pin drivers


## Power supply isolation



## Reference Voltages

- Short settling time: Small R.
- Power drain: 2.5 mW
- Common-mode reference does not need to be very accurate:
$\{$ - Big resistor divider
- External decoupling capacitor



## Pads



## ADC layout



## Linearity Simulation



## Simulation conditions:

- Fully extracted circuit with parasitic capacitances
(~50000 extracted devices)
- Pads \& Bonding wires:

$$
3 \mathrm{nH} \quad 1 \Omega
$$

$-20000-W H$

## ADC performance summary

| Parameter | Value |
| :---: | :---: |
| Sampling Rate | 40 MHz |
| Resolution | 9.99 bits $(1023$ codes $)$ |
| Technology | $0.25 \mu \mathrm{~m} \mathrm{CMOS}$ |
| Metal Layers | 4 |
| Chip Area (with pads) | $1275 \mu \mathrm{~m} \times 670 \mu \mathrm{~m}\left(0.85 \mathrm{~mm}^{2}\right)$ |
| Pin Count | 22 |
| Supply Voltage | 2.5 V |
| $3^{\text {rd }}$ Harmonic Distortion | $<-60 \mathrm{~dB}$ |
| Data Latency | 300 ns |

## Power Bill

| Source | Type | Current (mA) | Power (mW) |
| :---: | :---: | :---: | :---: |
| vdda! (2.5V) | Analog | 3.9 | 9.75 |
| vdd! $(2.5 \mathrm{~V})$ | Digital. Core | 0.7 | 1.75 |
| ADC (2.5V) | TOTAL | 4.6 | 11.5 |
| Vdddrv (3.3 V) | Digital. Pin drivers | 3.47 | 11.45 |
| Vdddrv (2.5V) | (see notes) | 2.57 | 6.44 |

Notes:

- Load capacitance $=10 \mathrm{pF}$
- Random data modulated OFDM (no guard time), 10 MHz shifted spectrum, full scale input, assumed.
- Bit transition power from pin driver circuit simulation.


## To Do

$\Rightarrow$ Empty areas:

- More decoupling capacitors.
- More ground pads.
$\Rightarrow$ Chip completion:
- Antenna check OK.
- General Fill Pattern: Help needed.
$\Rightarrow$ Submission.
$\Rightarrow$ Package selection.


## Last modifications

$\Rightarrow$ Dummy capacitors.
$\checkmark$ Both plates are now connected to ground in order to avoid Vdd noise coupling to signal lines.
$\Rightarrow$ Protection diodes in Vdd pads.
$\checkmark$ Vdd pads now only include one reverse-biased diode to ground. Forward-biased diode strings are removed because they seem to be not needed.
$\Rightarrow$ Pad spacing increased to $150 \mu \mathrm{~m}$.
$\Rightarrow$ No pads in chip corners
$\Rightarrow$ Two more analog Vdd and ground pads.
$\Rightarrow$ Big decoupling capacitor for analog power supply added.

## More data from simulation.

$\Rightarrow$ Integral non-linearity: 0.38 LSB (nominal corner)
$\Rightarrow 20 \mathrm{Ms} / \mathrm{s}$ operation @ Iref $=5 \mu \mathrm{~A}($ nominal $\operatorname{Iref}=10 \mu \mathrm{~A})$
$\checkmark$ ADC power: 7.125 mW .
$\checkmark$ Non-linearity: 0.3 LSB
$\Rightarrow$ Chip area, with pads: $1500 \times 880 \mu m^{2}$

