The CY8C25xxx/26xxx family of Programmable System-on-Chip (PSoC<sup>™</sup>) microcontrollers replaces many MCU-based system components with *one* single-chip, programmable device. A single PSoC microcontroller offers a fast core, Flash program memory, and SRAM data memory with configurable analog and digital peripheral blocks in a range of convenient pin-outs and memory sizes. The driving force behind this innovative programmable system-on-a-chip comes from user configurability of analog and digital arrays, the PSoC blocks.

# Powerful Harvard Architecture Processor with Fast Multiply/Accumulate

- Processor speeds to 24MHz
- Register speed memory transfers
- Instruction set that is easy to learn and use
- Flexible addressing modes
- Bit manipulation on I/O and memory
- 8x8 multiply, 32-bit accumulate

# **Flexible On-Chip Memory**

- FLASH memory, 4k to 16 kbytes, depending on device
- 100,000 erase/write cycles
- SRAM memory, 128 to 256 bytes, depending on device
- Serial programming capability
- Partial Flash updates
- Flexible protection model
- EEPROM emulation in Flash

# Programmable System-on-Chip (PSoC™) Blocks

- On-chip, user configurable analog and digital peripheral blocks
- PSoC blocks can be used individually or in combination
- Analog PSoC blocks provide:
  - Up to 12 bit Delta-Sigma ADC
  - Up to 8 bit Successive Approximation ADC
  - Up to 12 bit Incremental ADC
  - Up to 8 bit direct DAC
  - Programmable gain
  - Sample and hold
  - Programmable filters
  - Differential comparators
  - On-chip temperature sensor
- Digital PSoC blocks provide:
  - Multipurpose timers: event timing, real-time clock, pulse width modulation (PWM) and PWM with deadband
  - CRC modules
  - Full-duplex UARTs
  - SPI<sup>™</sup> master or slave configuration
  - Complex clocking sources for analog
  - PSoC blocks

# **Programmable Pin Configurations**

- Schmitt trigger TTL I/O pins
- Configurable output drive to 25 mA with internal pull-up or pull-down resistors, open drain, or active driver
- Interrupt on Pin Change

# Precision, Programmable Clocking

- Internal 48/24MHz oscillator (+/- 2.5%, no external components)
- External 32.768kHz crystal oscillator (optional precision source for PLL)
- Internal Low Speed Oscillator for Watchdog and Sleep

# **Dedicated Peripherals**

- Watchdog/Sleep Timers
- 5V and 3V Brownout protection with userconfigurable trip voltages
- On-chip voltage reference
- On-chip temperature sensor

#### Fully Static CMOS Devices utilizing advanced FLASH technology

- Low power at high speed
- Operating voltage from 3.0 to 5.5 VDC
- Operating voltages from 0.9V to 5.5 VDC using on-chip switch mode voltage pump
- Wide temperature range: -40 °C to + 85 °C

# **Complete Development Tools**

- Powerful integrated development environment (PSoC Designer<sup>TM</sup>)
- Low-cost, in-circuit emulator and programmer





1	Fu	nctional Overview	5
	1.1	Key Features	5
	1.2	Pin-out Descriptions	6
	1.3	Block Diagram	. 10
2	Fai	mily Architecture	. 11
	2.1	Introduction	.11
	2.2	Registers	. 12
	2.3	Addressing Modes	. 14
	2.4	Instruction Set Summary	. 18
3	Me	mory Organization	. 19
	3.1	Flash Program Memory Organization	. 19
	3.2	RAM Data Memory Organization	. 19
4	Re	gister Organization	20
	4.1	Introduction	. 20
	4.2	Register Bank 0 Map	. 21
	4.3	Register Bank 1 Map	. 22
5	I/O	) Ports	23
	5.1	Introduction	. 23
	5.2	I/O Registers	. 25
6	Clo	ocking	28
	6.1	Oscillator Options	. 28
	6.2		
	0.2	System Clocking Signals	. 30
7		System Clocking Signals	
7			34
7	Int	errupts	<b>34</b> <i>34</i>
7	7.1	errupts Overview	<b>34</b> . 34 . 35
7	7.1 7.2	errupts Overview Interrupt Vectors	. <b>34</b> . 34 . 35 . 35
7 8	7.1 7.2 7.3 7.4	errupts Overview Interrupt Vectors Interrupt Masks	. <b>34</b> . 34 . 35 . 35 . 36
	7.1 7.2 7.3 7.4	errupts Overview Interrupt Vectors Interrupt Masks Interrupt on Pin Change	34 .35 .35 .36 37
	7.1 7.2 7.3 7.4 PSo	errupts Overview Interrupt Vectors Interrupt Masks Interrupt on Pin Change oC Blocks	34 .35 .35 .36 37
	7.1 7.2 7.3 7.4 8 8.1	errupts Overview Interrupt Vectors Interrupt Masks Interrupt on Pin Change OC Blocks Overview	<b>34</b> .35 .35 .36 <b>37</b> .37

8.4	Potential Digital User Modules	
8.5	Analog PSoC Blocks	
8.6	Analog Comparator Bus	
8.7	Analog Synchronization	
8.8	Analog I/O	
8.9	Analog Reference and Bias Control	
8.10	Analog Modulator	
8.11	Potential Analog User Modules	
8.12	Temperature Sensing Capability	
9 Sp	ecial Features of the CPU	
9.1	Multiplier / Accumulator	
9.2	Decimator	
9.3	Reset	
9.4	Sleep States	
9.5	Supply Voltage Monitor	
9.6	Internal Voltage Reference	
9.7	Switch Mode Pump	
9.8	Supervisor ROM / System Supervisor Call Instruction	
9.9	Flash Program Memory Protection	
9.10	Programming Requirements, Flow Chart, and Step Descriptions	
9.11	Programming Wave Forms	
9.12	Programming File Format	
10 De	velopment Tools	
10.1	Overview	
10.2	Integrated Development Environment Subsystems	
10.3	Hardware Tools	
11 DC	C and AC Characteristics	
11.1	Absolute Maximum Ratings	
11.2	DC Characteristics	
11.3	AC Characteristics	
12 Pa	ckaging Information	
13 Or	dering Guide	

# **1** Functional Overview

The CPU heart of the 8C25K family is a high performance, 8-bit, next generation M8C Harvard architecture microprocessor. Separate program and memory busses allow for faster overall throughput. Processor clock speeds to 24MHz are available. The processor may also be run at lower clock speeds for power-sensitive applications. A rich instruction set allows for efficient high-level language support as well as bit-manipulation capabilities.

All devices in this family include both Analog and Digital Configurable System Modules (PSoC blocks). These blocks enable the user to define unique functions during configuration of the device. Included are twelve analog PSoC blocks and eight digital PSoC blocks. Potential applications for the digital PSoC blocks are timers, counters, UARTs, CRC generators, PWMs, and other functions. The analog PSoC blocks can be used for SAR ADCs, Multi-slope ADCs, programmable gain, programmable filter, DACs, and other functions. Higher order user modules such as modems, complex motor control, and complete sensor signal chains can be created from these building blocks. This allows for an unprecedented level of flexibility and integration in microcontroller-based systems.

A Multiplier/Accumulator (MAC) is available on all devices in this family. The MAC is implemented on this device as a peripheral that is mapped into the register space. When the input registers are written to the MAC, the result of an 8x8 multiply and a 32-bit accumulate are available to be read from the output registers on the next instruction cycle.

The number of general purpose I/Os available in this family of parts range from 6 to 44. Each of these I/O pins has a variety of programmable options. In the output mode, the user can select the drive strength desired. Any pin can serve as an interrupt source, and can be selected to trigger on positive edges, negative edges, or any change. Digital signal sources can be routed directly from a pin to the digital PSoC blocks. Some pins have additional capability to route analog signals to the Analog PSoC blocks.

Multiple oscillator options are available for use in clocking the CPU, Analog PSoC blocks and Digital PSoC blocks. These options include an internal main oscillator running at 48/24MHz, an external crystal oscillator for use with a 32.768kHz watch crystal, and an internal low-speed oscillator for use in clocking the PSoC blocks and the Watchdog/Sleep timer. User selectable clock divisors allow for optimizing code execution speed and power tradeoffs

Several different device types in this family will provide various amounts of code and data memory. The code space ranges in size from 4K to 16K bytes of user programmable Flash memory. This memory is programmed serially in either a programming station or on the user board. The endurance on the Flash memory is 100,000 erase/write cycles. The data space ranges in size from 128 to 256 bytes of user SRAM.

A powerful and flexible protection model secures the user's sensitive information. This model allows the user to selectively lock blocks of memory for read and write protection. This allows partial code updates without exposing proprietary information.

Devices in this family range from 8 pins through 48 pins in PDIP, SOIC and SSOP packages.

# 1.1 Key Features

	8C25122A	8C26233A	8C26443A	8C26643A
Operating Frequency	requency 93.7kHz - 24MHz 93.7kHz - 24MHz 93.7kHz		93.7kHz - 24MHz	93.7kHz - 24MHz
Operating Voltage	3.0 - 5.5v	3.0 - 5.5v	3.0 - 5.5v	3.0 - 5.5v
Program Memory (KBytes)			16	16
Data Memory (Bytes)	128	256	256	256
Digital PSoC Blocks	8	8	8	8
Analog PSoC Blocks	12	12	12	12
I/O Pins	6	16 24 40/44		40/44
External Switch Mode Pump	de Pump No Yes Y		Yes	Yes
Available Packages	8 PDIP	20 PDIP	28 PDIP	48 PDIP
		20 SOIC	28 SOIC	48 SSOP
		20 SSOP	28 SSOP	44 TQFP

**1.2 Pin-out Descriptions** 

# 1.2.1 Pin-out 8 Pin

Name	I/O	Pin #	Description	
P0[3]	I/O	1	Port 0 bit 3 (Analog Input/Output)	
P0[1]	I/O	2 Port 0 bit 1 (Analog Input)		
P1[1]	I/O	3	Port 1 bit 1 / CrysIn / SCLK	
Vss	Power	4	Ground	
P1[0]	1[0] I/O 5 I		Port 1 bit 0 / CrysOut / SDATA	
P0[0]	P0[0] I/O 6		Port 0 bit 0 (Analog Input)	
P0[2]	I/O	7	Port 0 bit 2	
Vcc	Power	8	Supply Voltage	

# 1.2.2 Pin-out 20 Pin

Name	I/O	Pin #	Description
P0[7]	I/O	1	Port 0 bit 7 (Analog Input)
P0[5]	I/O	2	Port 0 bit 5 (Analog Input/Output)
P0[3]	I/O	3	Port 0 bit 3 (Analog Input/Output)
P0[1]	I/O	4	Port 0 bit 1 (Analog Input)
SMP	0	5	Switch Mode Pump
P1[7]	I/O	6	Port 1 bit 7
P1[5]	I/O	7	Port 1 bit 5
P1[3]	I/O	8	Port 1 bit 3
P1[1]	I/O	9	Port 1 bit 1 / CrysIn / SCLK
Vss	Power	10	Ground
P1[0]	I/O	11	Port 1 bit 0 / CrysOut / SDATA
P1[2]	I/O	12	Port 1 bit 2
P1[4]	I/O	13	Port 1 bit 4
P1[6]	I/O	14	Port 1 bit 6
XRES	_	15	External Reset
P0[0]	I/O	16	Port 0 bit 0 (Analog Input)
P0[2]	I/O	17	Port 0 bit 2 (Analog Input/Output)
P0[4]	I/O	18	Port 0 bit 4 (Analog Input/Output)
P0[6]	I/O	19	Port 0 bit 6 (Analog Input)
Vcc	Power	20	Supply Voltage







# 1.2.3 Pin-out 28 Pin

1.2.5 Fin-out 20 Fin						
Name	I/O	Pin #	Description			
P0[7]	I/O	1	Port 0 bit 7 (Analog Input)			
P0[5]	I/O	2	Port 0 bit 5 (Analog Input/Output)			
P0[3]	I/O	3	Port 0 bit 3 (Analog Input/Output)			
P0[1]	I/O	4	Port 0 bit 1 (Analog Input)			
P2[7]	I/O	5	Port 2 bit 7			
P2[5]	I/O	6	Port 2 bit 5			
P2[3]	I/O	7	Port 2 bit 3 (Non-Multiplexed Analog			
			Input)			
P2[1]	I/O	8	Port 2 bit 1 (Non-Multiplexed Analog			
			Input)			
SMP	0	9	Switch Mode Pump			
P1[7]	I/O	10	Port 1 bit 7			
P1[5]	I/O	11	Port 1 bit 5			
P1[3]	I/O	12	Port 1 bit 3			
P1[1]	I/O	13	Port 1 bit 1 / CrysIn / SCLK			
Vss	Power	14	Ground			
P1[0]	I/O	15	Port 1 bit 0 / CrysOut / SDATA			
P1[2]	I/O	16	Port 1 bit 2			
P1[4]	I/O	17	Port 1 bit 4			
P1[6]	I/O	18	Port 1 bit 6			
XRES	I	19	External Reset			
P2[0]	I/O	20	Port 2 bit 0 (Non-Multiplexed Analog			
			Input)			
P2[2]	I/O	21	Port 2 bit 2 (Non-Multiplexed Analog			
			Input)			
P2[4]	I/O	22	Port 2 bit 4			
P2[6]	I/O	23	Port 2 bit 6			
P0[0]	I/O	24	Port 0 bit 0 (Analog Input)			
P0[2]	I/O	25	Port 0 bit 2 (Analog Input/Output)			
P0[4]	I/O	26	Port 0 bit 4 (Analog Input/Output)			
P0[6]	I/O	27	Port 0 bit 6 (Analog Input)			
Vcc	Power	28	Supply Voltage			





#### 1.2.4 Pin-out 44 Pin

1.2.4	1.2.4 Pin-out 44 Pin						
Name	I/O	Pin #	Description				
P0[7]	I/O	40	Port 0 bit 7 (Analog Input)				
P0[5]	I/O	41	Port 0 bit 5 (Analog Input/Output)				
P0[3]	I/O	42	Port 0 bit 3 (Analog Input/Output)				
P0[1]	I/O	43	Port 0 bit 1 (Analog Input)				
P2[7]	I/O	44	Port 2 bit 7				
P2[5]	I/O	1	Port 2 bit 5				
P2[3]	I/O	2	Port 2 bit 3 (Non-Multiplexed Analog				
[0]	., 0	-	Input)				
P2[1]	I/O	3	Port 2 bit 1 (Non-Multiplexed Analog				
[.]	., 0	Ũ	Input)				
P3[7]	I/O	4	Port 3 bit 7				
P3[5]	I/O	5	Port 3 bit 5				
P3[3]	I/O	6	Port 3 bit 3				
P3[1]	I/O	7	Port 3 bit 1				
SMP	0	8	Switch Mode Pump				
P4[7]	I/O	9	Port 4 bit 7				
P4[5]	I/O	10	Port 4 bit 5				
P4[3]	I/O	11	Port 4 bit 3				
P4[1]	I/O	12	Port 4 bit 1				
P1[7]	I/O	13	Port 1 bit 7				
P1[5]	I/O	14	Port 1 bit 5				
P1[3]	I/O	15	Port 1 bit 3				
P1[1]	I/O	16	Port 1 bit 1 / CrysIn / SCLK				
Vss	Power		Ground				
P1[0]	I/O	18	Port 1 bit 0 / CrysOut / SDATA				
P1[2]	I/O	10	Port 1 bit 2				
P1[4]	I/O	20	Port 1 bit 4				
P1[6]	I/O	20	Port 1 bit 6				
P4[0]	I/O	22	Port 4 bit 0				
P4[2]	I/O	23	Port 4 bit 2				
P4[4]	I/O	24	Port 4 bit 2				
P4[6]	I/O	25	Port 4 bit 6				
XRES		26	External Reset				
P3[0]	I/O	27	Port 3 bit 0				
P3[2]	I/O	28	Port 3 bit 2				
P3[4]	I/O	29	Port 3 bit 4				
P3[6]	I/O	30	Port 3 bit 6				
P2[0]	I/O	31	Port 2 bit 0 (Non-Multiplexed Analog				
1 2[0]	1/ 0		Input)				
P2[2]	I/O	32	Port 2 bit 2 (Non-Multiplexed Analog				
, 7[7]	1/ 0	02	Input)				
P2[4]	I/O	33	Port 2 bit 4				
P2[6]	I/O	34	Port 2 bit 6				
P0[0]	I/O	35	Port 0 bit 0 (Analog Input)				
P0[2]	I/O	36	Port 0 bit 2 (Analog Input/Output)				
P0[4]	I/O	37	Port 0 bit 4 (Analog Input/Output)				
P0[6]	I/O	38	Port 0 bit 6 (Analog Input Output)				
Vcc	Power		Supply Voltage				
100	1 0 100	00	Cappi, Volidgo				





1.2.5 Pin-out 48 F	'n

1.2.5 Pin-out 48 Pin						
Name	I/O	Pin #	Description			
P0[7]	I/O	1	Port 0 bit 7 (Analog Input)			
P0[5]	I/O	2	Port 0 bit 5 (Analog Input/Output)			
P0[3]	I/O	3	Port 0 bit 3 (Analog Input/Output)			
P0[1]	I/O	4	Port 0 bit 1 (Analog Input)			
P2[7]	I/O	5	Port 2 bit 7			
P2[5]	I/O	6	Port 2 bit 5			
P2[3]	I/O	7	Port 2 bit 3 (Non-Multiplexed			
			Analog Input)			
P2[1]	I/O	8	Port 2 bit 1 (Non-Multiplexed			
			Analog Input)			
P3[7]	I/O	9	Port 3 bit 7			
P3[5]	I/O	10	Port 3 bit 5			
P3[3]	I/O	11	Port 3 bit 3			
P3[1]	I/O	12	Port 3 bit 1			
SMP	0	13	Switch Mode Pump			
P4[7]	I/O	14	Port 4 bit 7			
P4[5]	I/O	15	Port 4 bit 5			
P4[3]	I/O	16	Port 4 bit 3			
P4[1]	I/O	17	Port 4 bit 1			
P5[3]	I/O	18	Port 5 bit 3			
P5[1]	I/O	19	Port 5 bit 1			
P1[7]	I/O	20	Port 1 bit 7			
P1[5]	I/O	21	Port 1 bit 5			
P1[3]	I/O	22	Port 1 bit 3			
P1[1]	I/O	23	Port 1 bit 1 / CrysIn / SCLK			
Vss	Power	24	Ground			
P1[0]	I/O	25	Port 1 bit 0 / CrysOut / SDATA			
P1[2]	I/O	26	Port 1 bit 2			
P1[4]	I/O	27	Port 1 bit 4			
P1[6]	I/O	28	Port 1 bit 6			
P5[0]	I/O	29	Port 5 bit 0			
P5[2]	I/O	30	Port 5 bit 2			
P4[0]	I/O	31	Port 4 bit 0			
P4[2]	I/O	32	Port 4 bit 2			
P4[4]	I/O	33	Port 4 bit 2			
P4[6]	I/O	34	Port 4 bit 6			
XRES		35	External Reset			
P3[0]	I/O	36	Port 3 bit 0			
P3[2]	I/O	37	Port 3 bit 2			
P3[4]	I/O	38	Port 3 bit 4			
P3[6]	I/O	39	Port 3 bit 6			
P2[0]	I/O	40	Port 2 bit 0 (Non-Multiplexed			
DOIOI	1/0	44	Analog Input)			
P2[2]	I/O	41	Port 2 bit 2 (Non-Multiplexed			
D0[4]	1/0	40	Analog Input) Port 2 bit 4			
P2[4]	I/O I/O	42 43	Port 2 bit 4 Port 2 bit 6			
P2[6]						
P0[0] P0[2]	I/O I/O	44 45	Port 0 bit 0 (Analog Input) Port 0 bit 2 (Analog Input/Output)			
P0[2] P0[4]	1/O 1/O	45	Port 0 bit 2 (Analog Input/Output) Port 0 bit 4 (Analog Input/Output)			
P0[4] P0[6]	1/O 1/O	40	Port 0 bit 4 (Analog Input/Output) Port 0 bit 6 (Analog Input)			
Vcc	Power	47	Supply Voltage			
v 00	1 0 100	υT				





1.3 Block Diagram





# 2 Family Architecture

# 2.1 Introduction

This family is based on a high performance, 8-bit, Harvard architecture microprocessor. There are six registers that control the primary operation of the CPU core. These six registers are affected by various instructions, but are not directly accessible by the user. For more details on addressing with the register space, see section 4 (Register Organization).

Following, is the list of CPU registers and their mnemonics:

Register	Mnemonic
Flag	(CPU_F)
Program Counter High	(CPU_PCH)
Program Counter Low	(CPU_PCL)
Accumulator	(CPU_A)
Stack Pointer	(CPU_SP)
Index	(CPU_X)

The pair of Program Counter registers (CPU\_PCH and CPU\_PCL) form a 16-bit address that allows for direct addressing of the full 16Kbytes of program memory space available in the largest members of this family. This forms one contiguous program space, and no paging is required.

The Accumulator Register (CPU\_A) is the general-purpose register that holds the results of all instructions that specify any of the source addressing modes.

The Index Register (CPU\_X) holds an offset value that is used in the indexed addressing modes. Typically, this is used to address a block of data within the data memory space.

The Stack Pointer Register (CPU\_SP) holds the address of the current top-of-stack value in the data memory space. It is affected by the PUSH, POP, CALL, RETI, and RET instructions, which manage the software stack.

The Flag Register (CPU\_F) has three status bits: Global Interrupt Enable bit [0]; Zero Flag bit [1]; Carry Flag bit [2]. An extended I/O space address, bit [4], is used to determine which bank of the register space is in use. The user cannot manipulate the Supervisory State status bit. The flags are affected by arithmetic, logic, and shift operations. The manner in which each flag is changed is dependent upon the instruction being executed.

# 2.2 Registers

# 2.2.1 Flags Register

Bit #	7	6	5	4	3	2	1	0				
POR	0	0	0	0	0	0	1	0				
Read/Write				RW	R	RW	RW	RW				
Bit Name	Reserved	Reserved	Reserved	XIO	Super	Carry	Zero	Global IE				
Bit 7: Reserved Bit 6: Reserved												
Bit 5: Reserve	d											
0 = E	Bit 4: XIO is set by the user to select between the register banks. Can only be set or reset with logical instruction 0 = Bank 0 1 = Bank 1											
0 = L	Bit 3: Super is set by the CPU to indicate whether the CPU is executing user code or supervisor code 0 = User Code 1 = Supervisor Code											
$\dot{0} = N$	Bit 2: Carry is set by the CPU to indicate whether there has been a carry in the previous logical/arithmetic operation 0 = No Carry 1 = Carry											
0 = N	Bit 1: Zero is set by the CPU to indicate whether there has been a zero result in the previous logical/arithmetic operation 0 = Not Equal to Zero 1 = Equal to Zero											
0 = 0	Disabled Enabled	nether all interru	pts are enabled	or disabled. Ca	an only be set or	reset with logic	al instructions					

Flags Register (CPU\_F)

# 2.2.2 Accumulator Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	System*							
Bit Name	Data [7]	Data [6]	Data [5]	Data [4]	Data [3]	Data [2]	Data [1]	Data [0]

Bit [7:0]: Data [7:0] 8-bit data value holds the result of any logical/arithmetic instruction that uses a source addressing mode

Accumulator Register (CPU\_A)

\* = System - not directly accessible by the user

# 2.2.3 Index Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	System*							
Bit Name	Data [7]	Data [6]	Data [5]	Data [4]	Data [3]	Data [2]	Data [1]	Data [0]

Bit [7:0]: Data [7:0] 8-bit data value holds an index for any instruction that uses an indexed addressing mode

Index Register (CPU\_X)

\* = System - not directly accessible by the user

# 2.2.4 Stack Pointer Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	System*							
Bit Name	Data [7]	Data [6]	Data [5]	Data [4]	Data [3]	Data [2]	Data [1]	Data [0]

Bit [7:0]: Data [7:0] 8-bit data value holds a pointer to the current top-of-stack

Stack Pointer Register (CPU\_SP)

\* = System - not directly accessible by the user

# 2.2.5 Program Counter High Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	System*							
Bit Name	Data [7]	Data [6]	Data [5]	Data [4]	Data [3]	Data [2]	Data [1]	Data [0]

Bit [7:0]: Data [7:0] 8-bit data value is the high-order byte of the program counter

Program Counter High Register (CPH\_PCH)

\* = System - not directly accessible by the user

# 2.2.6 Program Counter Low Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	System*							
Bit Name	Data [7]	Data [6]	Data [5]	Data [4]	Data [3]	Data [2]	Data [1]	Data [0]

Bit [7:0]: Data [7:0] 8-bit data value is the low-order byte of the program counter

Program Counter Low Register (CPU\_PCL)

\* = System - not directly accessible by the user

# 2.3 Addressing Modes

## 2.3.1 Source Immediate

The result of an instruction using this addressing mode is placed in the A register, the F register or the X register, which is specified as part of the instruction opcode. Operand 1 is an immediate value that serves as a source for the instruction. Arithmetic instructions require two sources, the second source is the A register or X register specified in the opcode. Instructions using this addressing mode are two bytes in length.

			Opcode	Operand 1
			Instruction	Immediate Value
Examples:				
ADD	Α,	7	,	case, the immediate va
MOV	Х,	8		e result is placed in the case, the immediate va
AND	F,	9		case, the immediate va r and the result is place

# 2.3.2 Source Direct

The result of an instruction using this addressing mode is placed in either the A register or the X register, which is specified as part of the instruction opcode. Operand 1 is an address that points to a location in either the RAM memory space or the register space that is the source for the instruction. Arithmetic instructions require two sources, the second source is the A register or X register specified in the opcode. Instructions using this addressing mode are two bytes in length.

			Opcode	Operand 1	
			Instruction	Source Address	
Examples:					
ADD	А,	[7]	,	,	RAM memory location at address 7 is
MOV	Х,	REG[8]		case, the value in the r	nd the result is placed in the Accumulative gister space at address 8 is moved to

### 2.3.3 Source Indexed

The result of an instruction using this addressing mode is placed in either the A register or the X register, which is specified as part of the instruction opcode. Operand 1 is added to the X register forming an address that points to a location in either the RAM memory space or the register space that is the source for the instruction. Arithmetic instructions require two sources, the second source is the A register or X register specified in the opcode. Instructions using this addressing mode are two bytes.

			Opcode	Operand 1
			Instruction	Source Index
Examples:				
ADD	А,	[X+7]	•	case, the value in the r
MOV	Х,	REG[X+8]		e Accumulator, and the case, the value in the r



### 2.3.4 Destination Direct

The result of an instruction using this addressing mode is placed within either the RAM memory space or the register space. Operand 1 is an address that points to the location of the result. The source for the instruction is either the A register or the X register, which is specified as part of the instruction opcode. Arithmetic instructions require two sources, the second source is the location specified by Operand 1. Instructions using this addressing mode are two bytes in length.

			Opcode	Operand 1	
			Instruction	<b>Destination Address</b>	
Examples: ADD	[7]	А	· In this	s case, the value in the r	nemory location at address 7 is added wit
	[']	~	the Acc		t is placed in the memory location at
MOV	REG[8]	A	; In this		is moved to the register space location at

# 2.3.5 Destination Indexed

The result of an instruction using this addressing mode is placed within either the RAM memory space or the register space. Operand 1 is added to the X register forming the address that points to the location of the result. The source for the instruction is either the A register or the X register, which is specified as part of the instruction opcode. Arithmetic instructions require two sources, the second source is the location specified by Operand 1 added with the X register. Instructions using this addressing mode are two bytes in length.

Opcode	Operand 1
Instruction	Destination Index

#### Examples:

ADD

; In this case, the value in the memory location at address X+7 is added with the Accumulator, and the result is placed in the memory location at address x+7. The Accumulator is unchanged.

#### 2.3.6 Destination Direct Immediate

[x+7]

A

The result of an instruction using this addressing mode is placed within either the RAM memory space or the register space. Operand 1 is the address of the result. The source for the instruction is Operand 2, which is an immediate value. Arithmetic instructions require two sources, the second source is the location specified by Operand 1. Instructions using this addressing mode are three bytes in length.

		Opcode	Operand 1	Operand 2
		Instruction	Destination Address	Immediate Value
Examples:				
ADD	[7]	5	, , ,	in the memory location 5, and the result is place
			address 7.	-, F
MOV	REG[8]	6	; In this case, the in location at address	nmediate value of 6 is n 8.

#### 2.3.7 Destination Indexed Immediate

The result of an instruction using this addressing mode is placed within either the RAM memory space or the register space. Operand 1 is added to the X register to form the address of the result. The source for the instruction is Operand 2, which is an immediate value. Arithmetic instructions require two sources, the second source is the location specified by Operand 1 added with the X register. Instructions using this addressing mode are three bytes in length.

		Opcode	Operand 1	Operand 2
		Instruction	Destination Index	Immediate Value
Examples:		_		
ADD	[X+7]	5		alue in the memory loca value of 5, and the resu
			location at address	
MOV	REG[X+8]	6	; In this case, the ir register space at a	nmediate value of 6 is n ddress X+8.

#### 2.3.8 Destination Direct Direct

The result of an instruction using this addressing mode is placed within the RAM memory. Operand 1 is the address of the result. Operand 2 is an address that points to a location in the RAM memory that is the source for the instruction. This addressing mode is only valid on the MOV instruction. The instruction using this addressing mode is three bytes in length.

Opcode	Operand 1	Operand 2
Instruction	Destination Address	Source Address

#### Examples:

MOV [7]

[8]

[8]

; In this case, the value in the memory location at address 7 is moved to the memory location at address 8.

#### 2.3.9 Source Indirect Post Increment

The result of an instruction using this addressing mode is placed in the Accumulator. Operand 1 is an address pointing to a location within the memory space, which contains an address (the indirect address) for the source of the instruction. The indirect address is incremented as part of the instruction execution. This addressing mode is only valid on the MVI instruction. The instruction using this addressing mode is two bytes in length. See **Section 7. Instruction Set** in *PSoC Designer: Assembly Language User Guide* for further details on MVI instruction.

Opcode	Operand 1
Instruction	Source Address Address

#### Examples:

MVI A

; In this case, the value in the memory location at address 8 points to a memory location that contains an indirect address. The memory location pointed to by the indirect address is moved into the Accumulator. The indirect address is then incremented.

# 2.3.10 Destination Indirect Post Increment

The result of an instruction using this addressing mode is placed within the memory space. Operand 1 is an address pointing to a location within the memory space, which contains an address (the indirect address) for the destination of the instruction. The indirect address is incremented as part of the instruction execution. The source for the instruction is the Accumulator. This addressing mode is only valid on the MVI instruction. The instruction using this addressing mode is two bytes in length.

			Opcode	Operand 1	
			Instruction	Destination Address Address	
Examples: MVI	[8]	A	me	emory location that contains an ir	ory location at address 8 points to a ndirect address. The accumulator is pinted to by the indirect address. Th ed.

# 2.4 Instruction Set Summary

9xh	Flow Instructions	Call (relative)		Flags	Cycles
	CALL addr	LSB Address Byte (MSN in opcode, x)			11
HALT 30h	HALT	Halt	1	1 1	NA
IACC	10.21	Jump Accumulator (relative)			
Exh	JACC addr	LSB Address Byte (MSN in opcode, x)			7
IC	Les u	Jump if Carry (relative)			
Cxh JMP	JC addr	LSB Address Byte (MSN in opcode, x)			5/4
8xh	JMP addr	Jump (relative) LSB Address Byte (MSN in opcode, x)	1	1 1	5
JNC	1	Jump if No Carry (relative)	-		
Dxh	JNC addr	LSB Address Byte (MSN in opcode, x)			5/4
JNZ	Luon	Jump if Not Zero (relative)			- 11
Bxh JZ	JNZ addr	LSB Address Byte (MSN in opcode, x)			5/4
Axh	JZ addr	Jump if Zero (relative) LSB Address Byte (MSN in opcode, x)	1	1 1	5/4
LCALL		Long Call	•		
7Ch	LCALL addrl	addr MSB	addr LSB		13
LJMP	h man a da	Long Jump			7
7Dh	LJMP addrl	addr MSB No Operation	addr LSB		/
40h	NOP	No Operation	1	1 1	4
RET		Return from Call			
7Fh	RET				8
RETI	1	Return from Interrupt			
7Eh SSC	RETI	System Supervisor Cell			10 NA
00h	ssc	System Supervisor Call	1	1	NA
3011	1.000				1
	uctive Test Instructions				
CMP		Non Destructive Compare			_
39h 3Ah	CMP A,expr	Immediate		C Z	5
3Ah 3Bh	CMP A,[expr]	Direct Address	_	C Z	7
3Bh 3Ch	CMP A,[X+exr] CMP [expr],expr	Index Direct Address	Immediate	C Z C Z	8
3Dh	CMP [X+expr],expr	Index	Immediate	CZ	9
TST		Test with Mask			· · ·
47h	TST [expr],expr	Direct Address	Bit Mask	z	8
48h	TST [X+expr],expr	Index	Bit Mask	z	9
49h	TST REG[expr],expr	Reg Direct Address	Bit Mask	Z 7	8
4Ah	TST REG[X+expr],expr	Reg Index	Bit Mask	Z	9
Arithmetic	Instructions			Flags	Cycles
ADC	, man denona	Add with Carry		Tiaga	Oycie.
09h	ADC A,expr	Immediate		СZ	4
0Ah	ADC A,[expr]	Direct Address		C Z	6
0Bh	ADC A,[X+expr]	Index		C Z	7
0Ch 0Dh	ADC [expr],A ADC [X+expr],A	Direct Address Index		C Z	7
0Eh	ADC [expr],expr	Direct Address	Immediate	C Z	9
0Fh	ADC [X+expr],expr	Index	Immediate	C Z	10
ADD		Add without Carry			
01h	ADD A,expr	Immediate		C Z	4
02h	ADD A,[expr]	Direct Address		C Z	6
03h 04h	ADD A,[X+expr]	Index Direct Address		C Z	7
	ADD [expr],A ADD [X+expr],A	Direct Address			
		Index		C Z	7
05h		Index Direct Address	Immediate		
05h 06h 07h	ADD [expr],expr ADD [X+expr],expr	Direct Address Index	Immediate Immediate	C Z C Z C Z C Z	7 8 9 10
05h 06h 07h 38h	ADD [expr],expr	Direct Address Index Immediate		CZ CZ CZ	7 8 9
05h 06h 07h 38h SBB	ADD [expr],expr ADD [X+expr],expr ADD SP,expr	Direct Address Index Immediate Subtract with Borrow		CZ CZ CZ CZ CZ	7 8 9 10 5
05h 06h 07h 38h SBB 19h	ADD [expr],expr ADD [X+expr],expr ADD SP,expr SBB A,expr	Direct Address Index Immediate Subtract with Borrow Immediate		CZ CZ CZ CZ CZ CZ	7 8 9 10 5 4
05h 06h 07h 38h SBB	ADD [expr],expr ADD [X+expr],expr ADD SP,expr SBB A,expr SBB A,[expr]	Direct Address Index Immediate Subtract with Borrow		CZ CZ CZ CZ CZ	7 8 9 10 5
05h 06h 07h 38h 5BB 19h 1Ah	ADD [expr],expr ADD [X+expr],expr ADD SP,expr SBB A,expr	Direct Address Index Immediate Subtract with Borrow Immediate Direct Address Index		CZ CZ CZ CZ CZ CZ CZ	7 8 9 10 5 4 6
05h 06h 07h 38h 5BB 19h 1Ah 1Bh 1Ch 1Dh	ADD [expr]_expr ADD [X+expr],expr ADD SP,expr SBB A,expr SBB A,[expr] SBB A,[X+expr] SBB A,[X+expr],A SBB [expr],A SBB [X+expr],A	Direct Address Index Immediate Subtract with Borrow Immediate Direct Address Index Direct Address Direct Address Index Direct Address Index	Immediate	CZ CZ CZ CZ CZ CZ CZ CZ CZ	7 8 9 10 5 4 6 7 7 8
05h 06h 07h 38h 5BB 19h 1Ah 1Bh 1Ch 1Dh 1Eh	ADD [expr].expr           ADD [X+expr].expr           ADD SP.expr           SBB A,[expr           SBB A,[expr]           SBB A,[expr]           SBB A,[expr],           SBB [expr],A           SBB [X+expr],A           SBB [X+expr],expr	Direct Address Index Immediate Subtract with Borrow Immediate Direct Address Direct Address Index Direct Address Direct Addres Direct	Immediate	C Z C Z C Z C Z C Z C Z C Z C Z C Z C Z	7 8 9 10 5 4 6 7 7 8 9
05h 06h 07h 38h 5BB 19h 1Ah 1Bh 1Ch 1Dh 1Ch 1Dh 1Eh 1Fh	ADD [expr]_expr ADD [X+expr],expr ADD SP,expr SBB A,expr SBB A,[expr] SBB A,[X+expr] SBB A,[X+expr],A SBB [expr],A SBB [X+expr],A	Direct Address Index Immediate Immediate Direct Address Index Direct Address Dire	Immediate	CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ	7 8 9 10 5 4 6 7 7 8
05h 06h 07h 38h 5BB 19h 1Ah 1Bh 1Ch 1Dh 1Ch 1Dh 1Eh 1Fh	ADD [expr].expr           ADD [xexp1,expr           ADD SP,expr           SBB A,expr           SBB A,expr           SBB A,lexpr]           SBB A,lexpr],A           SBB B,lexpr],A           SBB B,lexpr],expr           SBB B,lexpr],expr	Direct Address Index Immediate Subtract with Borrow Immediate Direct Address Index Direct Address Index Subtract without Borrow Subtract without Borrow	Immediate	CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ	7 8 9 10 5 4 6 7 7 8 9
05h 06h 07h 38h 19h 1Ah 1Bh 1Ch 1Dh 1Eh 1Fh 50B	ADD [expr].expr           ADD [X+expr].expr           ADD SP.expr           SBB A,[expr           SBB A,[expr]           SBB A,[expr]           SBB A,[expr],           SBB [expr],A           SBB [X+expr],A           SBB [X+expr],expr	Direct Address Index Immediate Immediate Direct Address Index Direct Address Dire	Immediate	C Z C Z C Z C Z C Z C Z C Z C Z C Z C Z	7 8 9 10 5 4 6 7 7 7 8 9 9 10
05h 06h 07h 38h 19h 1Ah 1Bh 1Ch 1Dh 1Eh 1Fh <b>SUB</b> 11h 12h 13h	ADD [expr],expr           ADD [xexp1,expr           ADD SP,expr           SBB A,expr           SBB A,[expr]           SBB A,[expr]           SBB A,[expr],           SBB [expr],A           SBB [expr],A           SBB [expr],A           SBB [x+expr],A           SBB [x+expr],expr           SUB A,[expr],expr           SUB A,[expr]           SUB A,[expr]           SUB A,[expr]           SUB A,[expr]           SUB A,[expr]           SUB A,[expr]	Direct Address Index Immediate Subtract with Borrow Immediate Direct Address Index Direct Address Index Direct Address Index Subtract without Borrow Immediate Direct Address Index Immediate Direct Address Index	Immediate	CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ	7 8 9 10 5 5 4 6 7 7 8 9 10 10 4 6 7
05h 06h 07h 38h 19h 1Ah 1Bh 1Ch 1Ch 1Ch 1Ch 1Eh 1Fh 5UB 11h 12h 13h 14h	ADD [expr],expr           ADD [xexp1,expr           ADD X+expr]           SBB A,expr           SBB A,[expr]           SBB A,[expr]           SBB A,[expr]           SBB A,[expr]           SBB A,[expr]           SBB [expr],A           SBB [expr],A           SBB [expr],A           SBB [expr],A           SBB [expr],expr           SBB [expr],expr           SUB A,expr           SUB A,[expr]           SUB A,[expr]           SUB A,[expr],A	Direct Address Index Immediate Subtract with Borrow Immediate Direct Address Index Direct Address Index Subtract without Borrow Immediate Direct Address Index Direct Address Direct Address Index Direct Address Direct Ad	Immediate	CZ	7 8 9 10 5 4 6 7 7 8 9 10 4 4 6 7 7 7 7
05h 06h 07h 38h 5BB 19h 1Ah 1Bh 1Ch 1Dh 1Ch 1Dh 1Fh 5UB 11h 12h 12h 13h 14h 15h	ADD [expr].expr           ADD [expr].expr           ADD SP.expr           SBB A.expr           SBB A.[expr]           SBB A.[expr]           SBB [expr],A           SBB [expr],A           SBB [expr],A           SBB [x+expr].expr           SBB [x+expr].expr           SUB A.[expr]           SUB A.expr           SUB A.[expr]           SUB A.[expr]           SUB A.[expr]           SUB A.[expr]           SUB A.[expr]           SUB [expr],A           SUB [expr],A           SUB [expr],A	Direct Address Index Immediate Subtract with Borrow Immediate Direct Address Index Direct Address Index Subtract without Borrow Immediate Direct Address Index Subtract without Borrow Immediate Direct Address Index Index Immediate Direct Address Index I	Immediate	CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ	7 8 9 10 5 5 4 6 7 7 8 9 10 10 4 6 7
05h 06h 07h 38h 19h 1Ah 1Bh 1Ch 1Dh 1Ch 1Dh 1Eh 1Fh 5UB 11h 12h 13h 14h 15h 16h	ADD [expr],expr           ADD [xexp1,expr           ADD X=xexp1,expr           SBB A,expr           SBB A,[expr]           SBB A,[expr]           SBB A,[expr]           SBB A,[expr]           SBB A,[expr]           SBB [exp1,A]           SBB [exp1,A]           SBB [exp1,expr]           SBB [exp1,expr]           SUB A,expr           SUB A,[xexpr]           SUB A,[xexpr]           SUB A,[xexpr],A           SUB [expr],A           SUB [xexpr],A           SUB [xexpr],A           SUB [xexpr],A           SUB [xexpr],A           SUB [xexpr],A	Direct Address Index Immediate Subtract with Borrow Immediate Direct Address Index Direct Address Index Index Index Immediate Direct Address Index Immediate Direct Address Index Immediate Direct Address Index Direct Address Dire	Immediate Immediate Immediate Immediate Immediate Immediate Immediate	CZ           CZ	7 8 9 10 5 7 7 8 9 10 10 4 4 6 7 7 8 9 9 9 9
05h 06h 07h 38h 19h 1Ah 1Bh 1Ch 1Bh 1Ch 1Fh 5UB 11h 12h 12h 13h 14h 13h 14h 15h 16h 17h	ADD [expr].expr           ADD [expr].expr           ADD SP.expr           SBB A.expr           SBB A.[expr]           SBB A.[expr]           SBB [expr],A           SBB [expr],A           SBB [expr],A           SBB [x+expr].expr           SBB [x+expr].expr           SUB A.[expr]           SUB A.expr           SUB A.[expr]           SUB A.[expr]           SUB A.[expr]           SUB A.[expr]           SUB A.[expr]           SUB [expr],A           SUB [expr],A           SUB [expr],A	Direct Address Index Immediate Subtract with Borrow Immediate Direct Address Index Direct Address Index Subtract without Borrow Immediate Direct Address Index Subtract without Borrow Immediate Direct Address Index Index Immediate Direct Address Index I	Immediate	CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ C	7 8 9 10 5 7 7 8 9 10 10 4 6 7 7 7 8 8 9 8
05h 06h 07h 38h 19h 1Ah 1Bh 1Ch 1Dh 1Eh 1Ch 1Fh 1Fh 3UB 11h 12h 12h 13h 14h 15h 16h 17h 0EC 78h	ADD [expr].expr           ADD [expr].expr           ADD SP.expr           SBB A.expr           SBB A.fexpr]           SBB A.fexpr]           SBB A.fexpr]           SBB A.fexpr]           SBB A.fexpr]           SBB A.fexpr]           SBB [expr].A           SBB [expr].A           SBB [expr].expr           SBB [expr].expr           SUB A.expr           SUB A.expr           SUB A.expr           SUB A.expr           SUB A.[expr]           SUB A.[expr]           SUB A.[expr].A           SUB [expr].A           SUB [X+expr].A           SUB [X+expr].A           SUB [X+expr].expr	Direct Address Index Immediate Subtract with Borrow Immediate Direct Address Index Direct Address Direct Addres Direct Addres Direct Addres Direct Addres Direct Addr	Immediate Immediate Immediate Immediate Immediate Immediate Immediate	CZ           CZ	7 8 9 10 5 4 6 7 7 8 9 10 4 6 7 7 7 8 9 9 10 4 4 6 7 7 4 4 4
05h 06h 07h 38h 19h 1Ah 1Bh 1Ch 1Dh 1Ch 1Ch 1Fh 3UB 11h 12h 13h 13h 14h 15h 16h 17h 79h	ADD [expr].expr           ADD [expr].expr           ADD SP.expr           SBB A.expr           SBB A.[expr]           SBB A.[expr]           SBB A.[expr]           SBB A.[expr]           SBB [expr].A           SBB [expr].A           SBB [expr].A           SBB [expr].expr           SUB A.expr           SUB [X+expr].expr           SUB A.expr           SUB [x+expr].expr           SUB [x+expr].expr           SUB [x+expr].expr           SUB [x+expr].expr           SUB [x+expr].expr           SUB [x+expr].expr           DEC A           DEC A	Direct Address Index Immediate Subtract with Borrow Immediate Direct Address Index Direct Address Index Subtract without Borrow Immediate Direct Address Index Direct Address Dir	Immediate Immediate Immediate Immediate Immediate Immediate Immediate	CZ	7 8 9 10 5 4 6 7 7 8 9 10 4 4 6 7 7 7 8 9 10 10 4 4 4
05h 06h 07h 38h 58B 19h 1Ah 1Bh 1Ch 1Dh 1Fh 1Fh 1Fh 12h 17h 13h 14h 15h 16h 17h 0EC 78h 7Ah	ADD [expr],expr           ADD [expr],expr           ADD SP,expr           SBB A,expr           SBB A,[expr]           SBB A,[expr]           SBB A,[expr]           SBB A,[expr]           SBB A,[expr]           SBB A,[expr]           SBB [expr],A           SBB [expr],A           SBB [expr],expr           SBB [expr],expr           SUB A,[expr]           SUB A,[expr],A           SUB A,[expr],A           SUB [expr],A           SUB [x+expr],A           SUB [x+expr],expr           <	Direct Address Index Immediate Subtract with Borrow Immediate Direct Address Index Subtract without Borrow Index Direct Address Index Uncet Address Index Direct Address Direct Addres Direct	Immediate Immediate Immediate Immediate Immediate Immediate Immediate	CZ	7 8 9 10 5 4 6 7 7 8 9 10 4 4 6 7 7 7 8 9 10 4 4 4 7 7
05h 06h 07h 38h 19h 19h 1Ah 1Bh 1Ch 1Dh 1Ch 1Dh 1Fh 1Ch 1Bh 1Ch 1Fh 17h 13h 13h 14h 13h 13h 16h 17h 079h 79h 78h	ADD [expr].expr           ADD [expr].expr           ADD SP.expr           SBB A.expr           SBB A.[expr]           SBB A.[expr]           SBB A.[expr]           SBB A.[expr]           SBB [expr].A           SBB [expr].A           SBB [expr].A           SBB [expr].expr           SUB A.expr           SUB [X+expr].expr           SUB A.expr           SUB [x+expr].expr           SUB [x+expr].expr           SUB [x+expr].expr           SUB [x+expr].expr           SUB [x+expr].expr           SUB [x+expr].expr           DEC A           DEC A	Direct Address Index Subtract with Borrow Immediate Direct Address Index Urst Address Index Urst Address Index Subtract without Borrow Immediate Direct Address Index Direct Address Di	Immediate Immediate Immediate Immediate Immediate Immediate Immediate	CZ	7 8 9 10 5 4 6 7 7 8 9 10 4 4 6 7 7 7 8 9 10 10 4 4 4
05h 06h 07h 38h 58B 19h 1Ah 1Bh 1Ch 1Dh 1Fh 1Fh 1Fh 1Fh 17h 12h 12h 17h 17h 78h 78h 7Ah 78h 78h	ADD [expr].expr ADD 3P.exp1.expr ADD 3P.exp1.expr SBB A.expr SBB A.[expr] SBB A.[expr] SBB A.[expr] SBB [expr].A SBB [expr].expr SBB 7A.expr SBB 7A.expr SBB 7A.expr SBB 7A.expr SUB A.[expr] SUB A.[x4.expr] SUB A.[x4.expr] SUB A.[x4.expr] SUB A.[x4.expr] SUB [expr].expr SUB [X4.expr].expr SUB [X4.expr].expr SUB [X4.expr].expr SUB [X4.expr].expr SUB [X4.expr].expr SUB [X4.expr].expr SUB [X4.expr].expr SUB [X4.expr].expr SUB [X4.expr].expr SUB [X4.expr].expr	Direct Address Index Immediate Subtract with Borrow Immediate Direct Address Index Subtract without Borrow Index Direct Address Index Uncet Address Index Direct Address Direct Addres Direct	Immediate Immediate Immediate Immediate Immediate Immediate Immediate	CZ           CZ	7 8 9 10 5 4 6 7 7 8 9 10 4 4 6 7 7 7 8 9 10 4 4 4 7 7
05h 06h 07h 38h 19h 19h 1Ah 1Bh 1Ch 1Dh 1Ch 1Dh 1Fh 1Ch 1Bh 1Ch 1Fh 17h 13h 13h 14h 13h 13h 16h 17h 079h 79h 78h	ADD [expr].expr ADD 3: ADD 3: SBB A.expr SBB A.[expr] SBB A.[expr] SBB A.[expr] SBB A.[expr] SBB A.[expr] SBB A.[expr] SBB X.[expr].expr SBB X.[expr].expr S	Direct Address Index Subtract with Borrow Immediate Direct Address Index Urst Address Index Urst Address Index Subtract without Borrow Immediate Direct Address Index Direct Address Di	Immediate	CZ	7 8 9 10 5 5 7 7 8 9 10 10 4 4 6 7 7 8 9 10 10 10 10 10 10 10 10 10 10 10 10 10
05h 06h 07h 38h 19h 1Ah 1Bh 1Ch 1Ch 1Ch 1Ch 1Ch 1Ch 1Ch 1Ch 1Ch 1C	ADD [expr].expr           ADD [expr].expr           ADD X+expr].expr           SBB A.[expr]           SBB A.[expr]           SBB A.[expr]           SBB A.[expr]           SBB A.[expr]           SBB [expr]A           SBB [X+expr].expr           SBB [X+expr].expr           SBB [X+expr].expr           SUB A.[expr]           SUB A.[expr]           SUB A.[expr]           SUB [expr].expr           DEC [expr]           DEC [expr]           DEC [expr]           DEC [expr]           INC A	Direct Address Index Subtract with Borrow Immediate Direct Address Index Urst Address Index Urst Address Index Subtract without Borrow Immediate Direct Address Index Direct Address Di	Immediate	CZ           CZ	7 8 9 9 10 5 4 4 6 7 7 7 8 9 9 10 4 4 6 6 7 7 7 8 8 9 9 10 0 10 9 9 10 0 7 7 7 8 8 9 9 10 0 5
05h 06h 07h 38h 58B 19h 1Ah 1Bh 1Ch 1Dh 1Ch 1Ch 1Ch 1Ch 1Ch 1Ch 1Ch 1Ch 1Ch 1C	ADD [expr].expr ADD 3: ADD 3: SBB A.expr SBB A.[expr] SBB A.[expr] SBB A.[expr] SBB A.[expr] SBB A.[expr] SBB A.[expr] SBB X.[expr].expr SBB X.[expr].expr S	Direct Address Index Immediate Immediate Ummediate Direct Address Index Direct Address Index Ummediate Direct Address Index Direct Address	Immediate	CZ	7 8 9 9 10 5 5 7 7 7 7 8 9 9 10 4 4 6 6 7 7 7 8 9 9 10 10 9 9 10 10 10 5 5 7 7 7 8 8 9 9 9 10 10 5 5 7 7 7 7 8 8 9 9 9 10 10 5 5 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
05h 06h 07h 38h 19h 18h 18h 18h 18h 18h 19h 19h 19h 19h 19h 19h 19h 19h 19h 19	ADD [expr].expr           ADD [expr].expr           ADD SP.expr           SBB A.expr           SBB A.fexpr]           SBB A.fexpr]           SBB A.fexpr]           SBB A.fexpr]           SBB A.fexpr]           SBB A.fexpr]           SBB [expr].A           SBB [expr].A           SBB [expr].expr           SBB [expr].expr           SUB A.expr           SUB A.expr           SUB A.expr           SUB A.[x+expr].expr           SUB [expr].A           SUB [expr].A           SUB [expr].A           SUB [expr].expr           SUB [expr].expr           SUB [expr].expr           DEC A           DEC (X           DEC (X+expr]           INC (A           INC [expr]           INC [x+expr]	Direct Address Index Immediate Subtract with Borrow Immediate Direct Address Index Direct Address D	Immediate	CZ           CZ	7 8 9 9 4 4 6 7 7 7 8 8 9 10 10 4 4 4 4 7 7 8 8 9 10 10 10 10 10 10 10 10 10 10 10 10 10
05h 07h 37h 38h 38h 38h 19h 18h 18h 18h 18h 18h 18h 18h 18h 18h 18	ADD [expr].expr           ADD [expr].expr           ADD SP.expr           SBB A.expr           SBB A.[expr]           SBB A.[expr]           SBB A.[expr]           SBB A.[expr]           SBB [expr].A           SBB [expr].A           SBB [expr].A           SBB [expr].A           SBB [expr].expr           SBB [expr].expr           SUB A.expr           SUB A.[expr]           SUB A.[expr]           SUB A.[expr].expr           SUB [expr].expr           DEC (A           DEC (x+expr]           DEC (x+expr]           DEC (x+expr]           INC [expr]           INC [expr]           INC [expr]           INC [x+expr]	Direct Address Index Subtract with Borrow Immediate Direct Address Index Subtract without Borrow Immediate Direct Address Index Direct Address D	Immediate	CZ           CZ	7 8 9 9 100 5 7 7 8 8 9 10 4 4 6 6 7 7 7 8 9 9 10 4 4 4 4 4 7 7 8 8 8 9 10 0 7 7 8 8 9 10 0 5
05h 07h 38h 38b 19h 38h 19h 38h 19h 19h 10h 10h 10h 10h 10h 10h 10h 10	ADD [expr],expr           ADD [expr],expr           ADD SP,expr           SBB A,expr           SBB A,[expr]           SBB A,[expr]           SBB A,[expr]           SBB A,[expr]           SBB A,[expr]           SBB A,[expr]           SBB [expr],A           SBB [expr],A           SBB [expr],A           SBB [expr],expr           SUB A,expr           SUB A,[expr]           SUB A,[expr],expr           SUB [expr],A           DEC (A           DEC (X           DEC (Expr]           DEC [X+expr]           INC A           INC [x+expr]           ASL [expr]	Direct Address Index Immediate Subtract with Borrow Immediate Direct Address Index Subtract without Borrow Immediate Direct Address Index Address Ind	Immediate	CZ           CZ	7 8 9 100 5 4 4 6 7 7 8 9 9 10 10 10 10 10 10 10 10 10 10 10 10 10
05h 06h 07h 38h 38h 19h 19h 19h 10h 10h 10h 10h 10h 10h 10h 10	ADD [expr].expr           ADD [expr].expr           ADD SP.expr           SBB A.expr           SBB A.[expr]           SBB A.[expr]           SBB A.[expr]           SBB A.[expr]           SBB [expr].A           SBB [expr].A           SBB [expr].A           SBB [expr].A           SBB [expr].expr           SBB [expr].expr           SUB A.expr           SUB A.[expr]           SUB A.[expr]           SUB A.[expr].expr           SUB [expr].expr           DEC (A           DEC (x+expr]           DEC (x+expr]           DEC (x+expr]           INC [expr]           INC [expr]           INC [expr]           INC [x+expr]	Direct Address Index Immediate Subtract with Borrow Immediate Direct Address Index Direct Address Index Unrendate Direct Address Index Direct Address Dir	Immediate	CZ           CZ	7 8 9 9 100 5 7 7 8 8 9 10 4 4 6 6 7 7 7 8 9 9 10 4 4 4 4 4 7 7 8 8 8 9 10 0 7 7 8 8 9 10 0 5
05h 06h 07h 38h 38h 19h 19h 19h 10h 10h 10h 10h 10h 10h 10h 10	ADD [expr],expr           ADD [expr],expr           ADD SP,expr           SBB A,expr           SBB A,[expr]           SBB A,[expr]           SBB A,[expr]           SBB A,[expr]           SBB A,[expr]           SBB A,[expr]           SBB [expr],A           SBB [expr],A           SBB [expr],A           SBB [expr],expr           SUB A,expr           SUB A,[expr]           SUB A,[expr],expr           SUB [expr],A           DEC (A           DEC (X           DEC (Expr]           DEC [X+expr]           INC A           INC [x+expr]           ASL [expr]	Direct Address Index Immediate Subtract with Borrow Immediate Direct Address Index Subtract without Borrow Immediate Direct Address Index Address Ind	Immediate	CZ           CZ	7 8 9 100 5 4 4 6 7 7 8 9 9 10 10 10 10 10 10 10 10 10 10 10 10 10
05h 06h 07h 38h 19h 19h 18h 19h 10h 10h 10h 10h 10h 10h 10h 10	ADD [expr].expr ADD 3: ADD 3: ADD 3: SBB A.expr SBB A.[expr] SBB A.[expr] ASL A ASL [expr] ASL A.[expr] ASL A.[expr] ASL A.[expr] ASL A.[expr]	Direct Address Index Immediate Subtract with Borrow Immediate Direct Address Index Direct Address Index Unrendate Direct Address Index Direct Address Dir	Immediate	CZ           CZ	7 8 9 100 5 4 4 6 7 7 7 8 9 9 10 10 10 10 10 10 10 10 10 10 10 10 10

Movement	Instructions			Flags	Cycles
INDEX	lumer	Table Read (relative)	1		1
Fxh MOV	INDEX addr	LSB Address Byte (MSN in opcode, x)		Z	13
4Fh	MOV X,SP	Move	1	1	4
50h	MOV A,expr	Immediate		7	4
51h	MOV A,[expr]	Direct Address		z	5
52h	MOV A,[X+expr]	Index		z	6
53h	MOV [expr],A	Direct Address		-	5
54h	MOV [X+expr],A	Index			6
55h	MOV [expr],expr	Direct Address	Immediate		8
56h	MOV [X+expr],expr	Index	Immediate		9
57h	MOV X,expr	Immediate			4
58h	MOV X,[expr]	Direct Address			6
59h	MOV X,[X+expr]	Index			7
5Ah	MOV [expr],X	Direct Address			5
5Bh	MOV A,X			z	4
5Ch	MOV X,A				4
5Dh	MOV A,REG[expr]	Reg Direct Address		z	6
5Eh	MOV A,REG[X+expr]	Reg Index		z	7
5Fh	MOV [expr],[expr]	Direct Address	Direct Address		10
60h	MOV REG[expr],A	Reg Direct Address			5
61h	MOV REG[X+expr],A	Reg Index			6
62h	MOV REG[expr],expr	Reg Direct Address	Immediate		8
63h	MOV REG[X+expr],expr	Reg Index	Immediate		9
IVI		Move Indirect, Post Increment to Memor	TV		
3Eh	MVI A,[expr]	Direct Address (Page 0)		z	10
3Fh	MVI [expr],A	Direct Address (Page 0)			10
OP		Pop Stack into Register			
18h	POP A			z	5
20h	POP X				5
PUSH		Push Register onto Stack			
08h	PUSH A	- The second sec			4
10h	PUSH X				4
ROMX		Table Read			
28	3h ROMX			z	11
SWAP		Swap			
4Bh	SWAP A,X			z	5
4Ch	SWAP A.[expr]	Direct Address		z	7
4Dh	SWAP X,[expr]	Direct Address		Z	7
4Eh	SWAP A,SP			z	5
Logical Ins	structions			Flags	Cycles
AND		Bitwise AND			
21h	AND A,expr	Immediate		Z	4
22h	AND A,[expr]	Direct Address		z	6
23h	AND A,[X+expr]	Index		Z	7
24h	AND [expr],A AND [X+expr],A	Direct Address Index		Z	7
25h 26h				-	
			Immediate	z	8
	AND [expr],expr	Direct Address	Immediate	Z	9
27h	AND [expr],expr AND [X+expr],expr	Direct Address Index	Immediate	Z Z	9 10
27h 41h	AND [expr],expr AND [X+expr],expr AND REG[expr],expr	Direct Address Index Reg Direct Address	Immediate Immediate	Z Z Z	9 10 9
27h 41h 42h	AND [expr],expr AND [X+expr],expr AND REG[expr],expr AND REG[X+expr],expr	Direct Address Index Reg Direct Address Reg Index	Immediate	Z Z Z Z	9 10
27h 41h 42h 70h	AND [expr],expr AND [X+expr],expr AND REG[expr],expr	Direct Address Index Reg Direct Address Reg Index Immediate	Immediate Immediate	Z Z Z	9 10 9 10
27h 41h 42h 70h	AND [expr],expr AND [X+expr],expr AND REG[expr],expr AND REG[X+expr],expr AND F,expr	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR	Immediate Immediate	Z Z Z CZ	9 10 9 10 4
27h 41h 42h 70h DR 29h	AND [expr],expr AND [X+expr],expr AND REG[expr],expr AND REG[X+expr],expr AND F,expr OR A,expr	Direct Address Index Reg Direct Address Reg Index Immediate	Immediate Immediate	Z Z Z Z	9 10 9 10
27h 41h 42h 70h	AND [expr],expr AND [X+expr],expr AND REG[expr],expr AND REG[X+expr],expr AND F,expr OR A,expr OR A,[expr]	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Immediate	Immediate Immediate	Z Z Z C Z Z	9 10 9 10 4
27h 41h 42h 70h <b>DR</b> 29h 2Ah 2Bh 2Ch	AND [expr],expr AND [X+xpr],expr AND REG[expr],expr AND REG[X+expr],expr AND F,expr OR A,[expr OR A,[expr] OR A,[X+expr] OR A,[X+expr] OR [expr],A	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Immediate Direct Address	Immediate Immediate	Z Z Z C Z Z Z	9 10 9 10 4 4 6 7 7
27h 41h 42h 70h 29h 2Ah 2Bh 2Ch 2Dh	AND [expr],expr           AND [X+expr],expr           AND REG[X+expr],expr           AND REG[X+expr],expr           AND REG[X+expr],expr           OR A,expr           OR A,expr           OR A,[X+expr]           OR A,[X+expr]           OR [expr],A           OR [expr],A           OR [X+expr],A	Direct Address           Index           Reg Direct Address           Reg Index           Immediate           Bitwise OR           Immediate           Direct Address           Index           Direct Address           Index           Direct Address           Index           Direct Address           Index	Immediate Immediate Immediate Immediate	Z           Z           Z           CZ           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z	9 10 9 10 4 4 6 7 7 8
27h 41h 42h 70h 29h 2Ah 2Bh 2Ch 2Dh 2Eh	AND [expr].expr AND X+expr].expr AND REG[expr].expr AND REG[X+expr].expr AND REG[X+expr].expr OR A.[expr] OR A.[expr] OR A.[expr] OR A.[expr] OR [expr].A OR [expr].A	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Immediate Direct Address Index Direct Address Direct Addres Direct Add	Immediate Immediate Immediate	Z Z Z CZ Z Z Z Z Z	9 10 9 10 4 4 6 7 7 8 <b>9</b>
27h 41h 42h 70h 28h 28h 2Ch 2Ch 2Ch 2Ch 2Ch 2Ch 2Ch	AND [exp],expr AND REG[exp1,expr AND REG[X+exp1,expr AND REG[X+exp1,expr AND R.expr OR A,expr OR A,expr OR A,[X+exp1] OR A,[X+exp1] OR [X+exp1]A OR [X+exp1,A OR [X+exp1,A OR [X+exp1,expr	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Immediate Direct Address Index	Immediate Immediate Immediate	Z           Z           Z           CZ           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z	9 10 9 10 4 4 6 7 7 8 <b>9</b> 10
27h 41h 42h 70h 29h 2Ah 2Bh 2Ch 2Ch 2Ch 2Ch 2Ch 2Eh 2Fh 43h	AND [exp].expr AND [exp].expr AND REG[expr].expr AND REG[xep].expr AND REG[Xepp].expr OR A.[expr OR A.[expr OR A.[expr] OR [exp1,A OR [exp1,A OR [exp1,A OR [exp1,expr OR [exp1,expr OR [exp1,expr	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Unrenediate Direct Address Index Direct Address Index Reg Direct Address Index	Immediate Immediate Immediate Immediate Immediate Immediate	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	9 10 9 10 4 4 6 7 7 8 9 9 10 9
27h 41h 42h 70h 29h 2Ah 2Bh 2Ch 2Dh 2Eh 2Eh 2Fh 43h 44h	AND [expr].expr AND Exterpr].expr AND REG[expr].expr AND REG[X+expr].expr AND REG[X+expr].expr OR A.[expr] OR A.[expr] OR A.[expr] OR A.[expr] OR A.[expr] OR [expr].expr OR [expr].expr OR [X+expr].expr OR [X+expr].expr OR REG[exp1.expr OR REG[exp1.expr	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Direct Address Index Direct Address Index Direct Address Index Index Reg Direct Address Reg Index	Immediate Immediate Immediate	Z           Z           Z           CZ           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z	9 10 9 10 4 6 7 7 8 9 9 10 9
27h 41h 42h 70h 28 29h 22h 22h 22h 22h 22h 22h 22h 22h 22h	AND [exp].expr AND [exp].expr AND REG[expr].expr AND REG[xep].expr AND REG[Xepp].expr OR A.[expr OR A.[expr OR A.[expr] OR [exp1,A OR [exp1,A OR [exp1,A OR [exp1,expr OR [exp1,expr OR [exp1,expr	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Immediate Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Reg Index Immediate Imm	Immediate Immediate Immediate Immediate Immediate Immediate	2 2 2 C 2 C 2 2 2 2 2 2 2 2 2 2 2 2 2 2	9 10 9 10 4 4 6 7 7 8 9 9 10 9
27h 41h 42h 70h 28h 28h 28h 28h 28h 20h 28h 28h 20h 28h 28h 27h 43h 43h 43h 43h 43h 71h	AND [exp].expr AND Rec[].expr AND REG[xepr].expr AND REG[X+expr].expr AND REG[X+expr].expr OR A.[expr OR A.[expr OR A.[X+expr] OR A.[X+expr] OR A.[X+expr] OR [exp1,A OR [X+expr].expr OR REG[X+exp1,expr OR REG[X+exp1,expr OR REG[X+exp1,expr OR REG[X+exp1,expr OR REG[X+exp1,expr OR REG[X+exp1,expr	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Direct Address Index Direct Address Index Reg Direct Address Index Birect Address Index Birect Address Birect Addre	Immediate Immediate Immediate Immediate Immediate Immediate	Z           Z           Z           CZ           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z	9 10 9 10 4 4 6 7 7 8 <b>9</b> 10 9 10 9 10 4
27h 41h 42h 70h 28h 28h 28h 28h 28h 28h 28h 28h 28h 28	AND [expr].expr AND Ref[expr].expr AND REG[expr].expr AND REG[xepr].expr AND REG[xepr].expr OR A,lexpr OR A,lexpr OR A,lexpr OR A,lexpr OR A,lexpr OR (Xexpr]. OR [expr].A OR [expr].expr OR REG[xexp[.expr OR REG[xexp[.expr OR REG[xexp[.expr OR REG[xexpr].expr OR REG[xexpr].expr OR REG[xexpr].expr	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Index Bitwise XOR Bitwise XOR Bitwise XOR Immediate Bitwise XOR Immediate Bitwise XOR Immediate Bitwise XOR Immediate	Immediate Immediate Immediate Immediate Immediate Immediate	Z Z Z CZ Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	9 10 9 10 4 4 6 6 7 7 7 8 9 10 9 10 9 10 4
27h 41h 42h 70h 28h 28h 22h 22h 22h 22h 22h 22h 22h 22	AND [expr].expr AND Respr].expr AND REG[xepr].expr AND REG[xepr].expr AND REG[Xexpr].expr OR A.[xepr] OR A.[xepr] OR A.[xepr] OR A.[xepr] OR A.[xepr] OR [xepr].expr OR REG[xepr].expr OR REG[xepr].expr OR REG[xepr].expr OR REG[xepr].expr OR REG[xepr].expr OR REG[xepr].expr	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Reg Index Immediate Bitwise XOR Immediate Direct Address Bitwise XOR Immediate Direct Address	Immediate Immediate Immediate Immediate Immediate Immediate	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	9 10 9 10 4 4 6 7 7 7 8 9 9 10 9 10 4 4 6
27h 41h 70h 70h 28h 28h 28h 28h 28h 28h 28h 28h 28h 28	AND [expr].expr           AND [expr].expr           AND REG[expr].expr           AND REG[expr].expr           AND REG[x+expr].expr           AND F.G.           OR A.expr           OR A.[expr]           OR A.[expr]           OR A.[expr]           OR R.[expr]           OR R.[expr]           OR Revert           OR Revert           OR Revert           OR REGIENT.expr           OR REGIENT.expr           OR REGIENT.expr           OR REGIENT.expr           OR R.2.expr           VOR A.[expr]           XOR A.[expr]           XOR A.[expr]	Direct Address Index Reg Direct Address Reg Index Iteration State Reg Index Iteration	Immediate Immediate Immediate Immediate Immediate Immediate	Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z	9 9 9 10 4 4 6 7 7 8 9 9 10 9 9 10 9 4 4 6 7 7
27h 41h 42h 70h 28h 28h 22h 22h 22h 22h 22h 22h 22h 22	AND [expr].expr           AND [expr].expr           AND REG[xepr].expr           AND REG[xepr].expr           AND REG[xepr].expr           OR A.expr           OR A.lexpr]           OR A.lexpr]           OR A.lexpr]           OR A.lexpr]           OR A.lexpr]           OR [expr].A           OR [expr].A           OR [expr].expr           OR REG[xexp1.expr           XOR A.a[xexp1           XOR A.a[xexp1	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Direct Address Index Direct Address Index Reg Direct Address Index Reg Direct Address Reg Index Immediate Bitwise XOR Immediate Direct Address Direct Addres Dire	Immediate Immediate Immediate Immediate Immediate Immediate	Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z	9 10 9 10 4 4 6 7 7 8 9 9 10 9 10 4 4 6 7 7
27h 41h 70h 70h 28h 28h 20h 22h 22h 22h 22h 22h 22h 22h 32h 33h 33	AND [expr].expr           AND [expr].expr           AND REG[xepr].expr           AND REG[xepr].expr           AND REG[xepr].expr           AND REG[xepr].expr           OR A.gxpr           OR A.jexpr]           OR A.jexpr]           OR A.jexpr]           OR A.jexpr]           OR RAJ,Keexpr]           OR [exp1,A           OR [exp1,A           OR [exp1,A           OR [exp1,A           OR [exp1,A           OR [exp1,A           OR REG[xep1,expr           OR REG[xep1,expr           OR REG[xep1,expr           OR REG[xep1,expr           OR REG[xep1,expr           OR REG[xep1,expr           XOR A.jexpr           XOR A.jexpr           XOR A.jexpr           XOR A.jexpr]           XOR A.jexpr]           XOR A.jexpr]           XOR A.jexpr],A           XOR X.expr],A           XOR X.expr],A           XOR X.expr],A	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Immediate Direct Address Index Direct Address Index Reg Direct Address Reg Index Immediate Bitwise XOR Immediate Direct Address Index Immediate Direct Address Index Index Immediate Direct Address Immediate Direct	Immediate Immedi	Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z	9 9 9 4 4 6 7 7 8 <b>9</b> 9 10 9 10 4 4 <b>6</b> 7 7 8 <b>9</b> 9 10 4 8
27h 41h 70h 70h 28h 28h 28h 28h 28h 28h 28h 28h 28h 28	AND [expr].expr           AND [expr].expr           AND REG[xepr].expr           AND REG[xepr].expr           AND REG[xepr].expr           OR A.expr           OR A.lexpr]           OR A.lexpr]           OR A.jexpr           OR A.jexpr]           OR A.jexpr]           OR A.jexpr]           OR [expr].expr           OR [expr].expr           OR REG[X+expr].expr           OR REG[X+expr].expr           OR REG[X+expr].expr           OR REG[X+expr].expr           XOR A.jexpl           XOR A.jexpl           XOR A.jexpl_A           XOR A.jexpl_A           XOR XOR [expr]           XOR XOR [expr].A           XOR [expr].A           XOR [expr].A	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Immediate Direct Address Index Direct Address Index Bitwise XOR Immediate Direct Address Index Direct Address Index Direct Address Direct Addres Direct Address Direct Address Direct Addres Direct Address D	Immediate	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	9 9 9 10 4 4 6 7 7 8 9 9 10 9 10 9 10 4 4 6 7 7 7 7 8 9 9
27h 41h 42h 70h 29h 28h 20h 22h 22h 22h 22h 22h 22h 22h 22h 33h 32h 33h 32h 33h 35h 35h 37h	AND [expr].expr           AND [expr].expr           AND REG[xepr].expr           AND REG[xepr].expr           AND REG[xepr].expr           AND REG[xepr].expr           OR A.ger           OR A.jexpr]           OR A.jexpr]           OR A.jexpr]           OR A.jexpr]           OR [expr].A           OR [expr].expr           OR [expr].expr           OR REG[xepr].expr           VOR A.expr           XOR A.[expr]           XOR A.[expr].A           XOR [expr].A           XOR [Xexpr].expr	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Immediate Direct Address Index Direct Address Index Reg Direct Address Reg Index Immediate Bitwise VOR Immediate Direct Address Index Direct Address Index Direct Address Index Immediate Direct Address Index Immediate Direct Address Index Immediate Direct Address Index Index In	Immediate	Z           Z           Z           CZ           CZ           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z	9 10 9 10 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 4 10 4 10 10 4 10 10 10 10 10 10 10 10 10 10
27h 41h 42h 70h 29h 28h 20h 20h 20h 20h 20h 20h 20h 20h 20h 20	AND [expr].expr           AND [expr].expr           AND REG[x+exp1.expr           AND REG[x+exp1.expr           AND REG[x+exp1.expr           OR A.expr           OR A.expr           OR A.[expr]           OR A.[expr]           OR A.[expr]           OR A.[expr]           OR [expr].expr           OR [expr].expr           OR REG[x+exp1.expr           OR REG[x+exp1.expr           OR REG[x+exp1.expr           OR REG[x+exp1.expr           OR REG[x+exp1.expr           XOR A.[x+exp1.expr           XOR A.[x+exp1.expr           XOR A.[x+exp1.expr           XOR A.[x+exp1.expr           XOR A.[x+exp1.expr           XOR A.[x+exp1.expr           XOR A.[x+exp1.exp1.expr           XOR A.[x+exp1.exp1.exp1.exp1.exp1.exp1.exp1.exp1.	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Unrenediate Direct Address Index Direct Address Index Reg Direct Address Index Bitwise XOR Bitwise XOR Direct Address Index Direct Address Direct Addre	Immediate	Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z	9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 4 6 7 7 8 9 10 4 10 10 10 10 10 10 10 10 10 10
27h 41h 42h 70h 29h 28h 22h 22h 22h 22h 22h 22h 22h 22h 22	AND [expr].expr           AND [expr].expr           AND REG[expr].expr           AND REG[xxpr].expr           AND REG[xxpr].expr           AND REG[xxpr].expr           AND REG[xxpr].expr           OR A.expr           OR A.[expr]           OR A.[expr]           OR R.[xexpr]           OR R.[xexpr]           OR Revolt	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Immediate Direct Address Index Direct Address Index Reg Direct Address Reg Index Immediate Bitwise VOR Immediate Direct Address Index Direct Address Index Direct Address Index Immediate Direct Address Index Immediate Direct Address Index Immediate Direct Address Index Index In	Immediate	Z           Z           Z           CZ           CZ           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z	9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 4 10 4 10 10 10 10 10 10 10 10 10 10
27h 41h 42h 70h 28h 28h 22h 22h 22h 22h 22h 22h 22h 27h 32h 33h 33h 33h 33h 33h 35h 36h 37h 45h 46h 472h	AND [expr].expr           AND [expr].expr           AND REG[x+exp1.expr           AND REG[x+exp1.expr           AND REG[x+exp1.expr           OR A.expr           OR A.expr           OR A.[expr]           OR A.[expr]           OR A.[expr]           OR A.[expr]           OR [expr].expr           OR [expr].expr           OR REG[x+exp1.expr           OR REG[x+exp1.expr           OR REG[x+exp1.expr           OR REG[x+exp1.expr           OR REG[x+exp1.expr           XOR A.[x+exp1.expr           XOR A.[x+exp1.expr           XOR A.[x+exp1.expr           XOR A.[x+exp1.expr           XOR A.[x+exp1.expr           XOR A.[x+exp1.expr           XOR A.[x+exp1.exp1.expr           XOR A.[x+exp1.exp1.exp1.exp1.exp1.exp1.exp1.exp1.	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Immediate Direct Address Index Direct Address Index Reg Direct Address Index Bitwise XOR Bitwise XOR Direct Address Index Reg Direct Address Index Reg Direct Address Index Direct Address Index Reg Direct Address Index Reg Direct Address Index Direct Address Index Reg Index Immediate Index Reg Index Immediate Immediate Immediate Immediate Immediate Immediate Immediate Index Reg Index Immediate Immediate Immediate Immediate Immediate Immediate Immediate Index Reg Index Immediate Immedi	Immediate	Z Z Z C Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	9 9 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 9 10 9 10
27h 41h 42h 70h 28h 22h 22h 22h 22h 22h 22h 22h 22h 22	AND [expr].expr AND [expr].expr AND REG[X+expr].expr AND REG[X+expr].expr AND REG[X+expr].expr OR A.[expr] OR A.[expr] OR A.[expr] OR [expr].A OR [expr].A OR [expr].A OR [expr].expr OR REG[X+expr].expr OR REG[X+expr].expr OR REG[X+expr].expr XOR A.[x+expr] XOR A.[expr] XOR A.[x+expr].A XOR [expr].A XOR [expr].expr XOR A.[expr].A XOR [expr].expr XOR A.[x+expr].expr XOR X+expr].expr XOR X+expr].expr XOR X+expr].expr XOR X+expr].expr XOR X+expr].expr XOR X+expr].expr XOR X+expr].expr XOR X+expr].expr XOR X+expr].expr XOR REG[X+expr].expr XOR REG[X+expr].expr XOR REG[X+expr].expr	Direct Address Index Index Index Index Index Index Index Immediate Immediate Direct Address Index Index Index Index Index Immediate Imme	Immediate	Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z	9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 10 4 4 10 4 10 10 10 10 10 10 10 10 10 10
27h 41h 42h 29h 28h 28h 22h 22h 22h 22h 22h 22h 22h 22	AND [expr].expr           AND [expr].expr           AND REG[expr].expr           AND REG[xxpr].expr           AND REG[xxpr].expr           AND REG[xxpr].expr           AND REG[xxpr].expr           OR A.expr           OR A.[expr]           OR A.[expr]           OR R.[xexpr]           OR R.[xexpr]           OR Revolt	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Immediate Direct Address Index Direct Address Index Direct Address Reg Index Immediate Bitwise XOR Bitwise XOR Immediate Direct Address Index Direct Address Complement Accumulator	Immediate	Z Z Z C Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	9 9 10 4 4 6 7 7 8 9 9 10 9 10 4 4 6 7 7 7 8 9 9 10 9 10
27h 41h 42h 70h 28h 28h 22h 22h 22h 22h 22h 22h 22h 22	AND [expr].expr AND [expr].expr AND REG[X+expr].expr AND REG[X+expr].expr AND REG[X+expr].expr OR A.[expr] OR A.[expr] OR A.[expr] OR [expr].expr OR [expr].expr OR [expr].expr OR [expr].expr OR REG[X+expr].expr OR REG[X+expr].expr OR REG[X+expr].expr XOR A.[expr] XOR X+expr].expr XOR X+expr].expr XOR X+expr].expr XOR X+expr].expr XOR X+expr].expr XOR X+expr].expr XOR X+expr].expr XOR REG[X+expr].expr XOR REG[X+expr].expr XOR REG[X+expr].expr XOR REG[X+expr].expr XOR REG[X+expr].expr XOR REG[X+expr].expr	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Immediate Direct Address Index Direct Address Index Reg Direct Address Index Bitwise XOR Bitwise XOR Direct Address Index Reg Direct Address Index Reg Direct Address Index Direct Address Index Reg Direct Address Index Reg Direct Address Index Direct Address Index Reg Index Immediate Index Reg Index Immediate Immediate Immediate Immediate Immediate Immediate Immediate Index Reg Index Immediate Immediate Immediate Immediate Immediate Immediate Immediate Index Reg Index Immediate Immedi	Immediate	Z Z Z Z C Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	9 10 10 4 4 6 7 7 8 9 10 4 4 6 7 7 8 9 10 4 4 6 7 7 8 9 10 4 4 6 7 7 8 9 10 4 4 4 6 7 7 8 9 9 10 4 4 4 6 7 7 7 8 9 9 10 4 4 4 6 7 7 7 8 9 9 10 4 4 4 6 7 7 7 8 9 9 10 4 4 4 6 7 7 7 8 9 9 10 4 4 4 6 7 7 7 8 9 9 10 4 4 6 7 7 7 8 9 9 10 4 4 4 6 6 7 7 7 8 9 9 10 4 4 4 6 6 7 7 7 8 9 9 10 4 4 6 6 7 7 7 8 9 9 10 9 10 9 10 9 10 9 10 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 10 10 10 10 10 10 10 10 10 10
27h 41h 42h 42h 29h 28h 28h 22h 22h 22h 22h 22h 22h 22h 22	AND [expr].expr AND Rec[expr].expr AND REc[expr].expr AND REc[expr].expr AND REc[expr].expr AND F.expr OR A.expr OR A.expr OR A.expr OR A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr	Direct Address Index Index Index Index Index Reg Direct Address Index Immediate Direct Address Index Direct Address Index Index Reg Direct Address Index Immediate Bitwise XOR Immediate Direct Address Index Complement Accumulator Res Direct Address Index Direct Address Complement Accumulator Res Direct Accu	Immediate	Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z <t< td=""><td>9 9 10 4 4 6 7 7 7 8 8 9 9 10 4 4 4 6 6 7 7 7 8 8 9 9 10 4 4 4 4 4</td></t<>	9 9 10 4 4 6 7 7 7 8 8 9 9 10 4 4 4 6 6 7 7 7 8 8 9 9 10 4 4 4 4 4
27h 41h 42h 70h 82 29h 22h 22h 22h 22h 22h 22h 22h 22h 22	AND [expr].expr AND Respr].expr AND REG[x+expr].expr AND REG[x+expr].expr AND REG[x+expr].expr OR A.[expr] OR A.[expr] OR A.[expr] OR A.[expr] OR [x+expr].A OR [expr].expr OR [x+expr].expr OR [x+expr].expr OR REG[x+expr].expr OR REG[x+expr].expr XOR A.[expr] XOR A.[expr] XOR A.[expr] XOR A.[expr] XOR A.[expr] XOR A.[expr] XOR A.[expr] XOR A.[expr] XOR [expr].expr XOR A.[expr].expr XOR A.[expr].expr XOR A.[expr].expr XOR A.[expr].expr XOR A.[expr].expr XOR A.[expr].expr XOR A.[expr].expr XOR A.[expr].expr XOR A.[expr].expr XOR [expr].expr XOR REG[X+expr].expr XOR REG[X+expr].expr XOR REG[X+expr].expr XOR REG[X+expr].expr XOR REG[X+expr].expr XOR REG[X+expr].expr XOR REG[X+expr].expr XOR REG[X+expr].expr XOR REG[X+expr].expr XOR REG[X+expr].expr	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Immediate Direct Address Index Direct Address Index Reg Direct Address Index Bitwise XOR Immediate Direct Address Index Complement Accumulator Direct Address Direct Address Immediate Direct Address Index Direct Address Dire	Immediate	Z           Z           Z           Z           G Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z	9         9           10         9           10         4           4         6           7         7           8         9           10         4           4         6           7         7           7         7           8         9           9         10           4         6           4         6           4         4           4         4           4         4
27h 41h 42h 70h 28h 20h 22h 22h 22h 22h 22h 22h 22h 22h 22	AND [expr].expr AND Rec[expr].expr AND REc[expr].expr AND REc[expr].expr AND REc[expr].expr AND F.expr OR A.expr OR A.expr OR A.expr OR A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr A.expr	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Reg Index Immediate Bitwise XOR Immediate Direct Address Index Complement Accumulator Complement Accumulator Direct Address Index Complement Accumulator Direct Address Index Immediate Direct Address Immedia	Immediate	Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z <t< td=""><td>9 9 10 4 4 6 7 7 7 8 8 9 9 10 4 4 4 6 6 7 7 7 8 8 9 9 10 4 4 4 4 4</td></t<>	9 9 10 4 4 6 7 7 7 8 8 9 9 10 4 4 4 6 6 7 7 7 8 8 9 9 10 4 4 4 4 4
27h 41h 42h 70h 28h 20h 22h 22h 22h 22h 22h 22h 22h 22h 22	AND [expr].expr AND Respr].expr AND REG[expr].expr AND REG[xepr].expr AND REG[xepr].expr AND F.expr OR A., expr OR REG[xexp].expr OR REG[xexp].expr OR REG[xexp].expr XOR A., expr XOR X., expr XOR X.	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Immediate Direct Address Index Direct Address Index Reg Direct Address Index Bitwise XOR Immediate Direct Address Index Complement Accumulator Direct Address Direct Address Immediate Direct Address Index Direct Address Dire	Immediate	Z           Z           Z           Z           G Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z           Z	9         9           10         9           10         4           4         6           7         7           8         9           10         4           4         6           7         7           7         7           8         9           9         10           4         6           4         6           4         4           4         4           4         4
27h 41h 42h 70h 29h 28h 28h 28h 28h 28h 28h 28h 28h 28h 38h 71h 71h 73h 73h 48h 77h 73h 48h 77h 73h 88h 68h 68h 68h 87K	AND [expr].expr AND [expr].expr AND REG[X+exp1].expr AND REG[X+exp1].expr AND REG[X+exp1].expr OR A.[expr] OR A.[expr] OR A.[expr] OR [exp1,A OR [exp1,A OR [exp1,A OR [exp1,A OR [exp1,expr OR REG[X+exp1].expr OR REG[X+exp1].expr OR REG[X+exp1].expr OR REG[X+exp1].expr XOR A.[exp1 XOR A.[x+exp1].expr XOR A.[exp1 XOR A.[x+exp1].expr XOR A.[exp1].expr XOR X+exp1].expr XOR REG[X+exp1].expr XOR REG[X+exp	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Direct Address Index Direct Address Index Reg Direct Address Index Bitwise XOR Bitwise XOR Direct Address Index Direct Address Index Bitwise XOR Direct Address Index Direct Address Index Direct Address Index Corplement Accumulator Reg Index Direct Address Reg Index Immediate Complement Accumulator Direct Address Index Reg Index Direct Address Reg Index Immediate Direct Address Reg Index Immediate Direct Address Reg Index Immediate Direct Address Reg Index Reg Reg	Immediate	Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       Z       C       CZ       CZ	9 9 10 4 4 4 6 7 7 7 8 9 9 10 9 9 10 9 4 4 4 6 6 7 7 7 8 9 9 10 9 9 10 9 9 10 9 9 10 9 9 10 9 10 10 10 10 10 10 10 10 10 10 10 10 10
27h 41h 42h 70h 29h 29h 28h 28h 28h 28h 28h 28h 28h 28h 28h 28	AND [expr].expr AND Respr].expr AND REG[expr].expr AND REG[xepr].expr AND REG[xepr].expr AND F.expr OR A., expr OR REG[xexp].expr OR REG[xexp].expr OR REG[xexp].expr XOR A., expr XOR X., expr XOR X.	Direct Address Index Reg Direct Address Reg Index Immediate Bitwise OR Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Reg Index Immediate Bitwise XOR Immediate Direct Address Index Complement Accumulator Complement Accumulator Direct Address Index Complement Accumulator Direct Address Index Immediate Direct Address Immedia	Immediate	Z         Z           Z         Z           CZ         CZ           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z           Z         Z	9 9 10 9 4 4 4 6 7 7 8 9 10 9 9 10 4 4 4 4 4 4 4 4 7 7 8 9 10 9 4 4

# 3 Memory Organization

# 3.1 Flash Program Memory Organization

# 3.1.1 Flash Program Memory Map

After Reset	Address	Description
PC ⇒	0x0000	Reset Vector
	0x0002	Supply Monitor Interrupt Vector
	0x0004	DBA 00 PSoC Block Interrupt Vector
	0x0006	DBA 01 PSoC Block Interrupt Vector
	0x0008	DCA 02 PSoC Block Interrupt Vector
	0x000A	DCA 03 PSoC Block Interrupt Vector
	0x000C	DBA 04 PSoC Block Interrupt Vector
	0x000E	DBA 05 PSoC Block Interrupt Vector
	0x0010	DCA 06 PSoC Block Interrupt Vector
	0x0012	DCA 07 PSoC Block Interrupt Vector
	0x0014	Analog Column 0 Interrupt Vector
	0x0016	Analog Column 1 Interrupt Vector
	0x0018	Analog Column 2 Interrupt Vector
	0x001A	Analog Column 3 Interrupt Vector
	0x001C	GPIO Interrupt Vector
	0x001E	Sleep Timer Interrupt Vector
	0x0020	On-Chip User Program Memory Starts Here
		***
		***
		***
	0x3FFF	16K Flash Maximum Depending on Version

# 3.2 RAM Data Memory Organization

# 3.2.1 RAM Data Memory Map

<b>Extension Bits</b>	Address	Description			
000	0x00	Bottom of Hardware Stack			
000	0x01	仓仓仓			
000	0x02	Stack Grows This Way			
000	0x03	<b>① ① ①</b>			
000	0x04	***			
000	0xXX	User Defined Top of Stack			
000	0xXX	First General Purpose RAM Location			
000	0xXX	***			
000	0xXX	***			
000	0xFF	Top of First Data Memory Page			



# 4 Register Organization

# 4.1 Introduction

There are two register banks implemented on these devices. Each bank contains 256 bytes. The purpose of these register banks is to personalize and parameterize the on-chip resources as well as read and write data values.

The user selects between the two banks by setting the XIO bit in the CPU\_F Flag Register.



4.2 Register Bank 0 Map

Register Name	Address	Page	Access	Register Name	Address	Page	Access	Register Name	Address	Page	Access	Register Name	Address	Page	Access
PRT0DR	00h	<u>25</u>	RW	Reserved	40h			ASA10CR0	80h	62	RW	Reserved	C0h		
PRTOIE	01h	<u>25</u>	W	Reserved	41h			ASA10CR1	81h	<u>64</u>	RW	Reserved	C1h		
PRT0GS	02h	<u>25</u>	W	Reserved	42h			ASA10CR2	82h	<u>65</u>	RW	Reserved	C2h		
Reserved	03h			Reserved	43h			ASA10CR3	83h	<u>67</u>	RW	Reserved	C3h		
PRT1DR	04h	<u>25</u>	RW	Reserved	44h			ASB11CR0	84h	<u>68</u>	RW	Reserved	C4h		
PRT1IE	05h	<u>25</u>	W	Reserved	45h			ASB11CR1	85h	70	RW	Reserved	C5h C6h		
PRT1GS Reserved	06h 07h	<u>25</u>	W	Reserved Reserved	46h 47h			ASB11CR2 ASB11CR3	86h 87h	<u>71</u> 73	RW	Reserved Reserved	Con C7h		
PRT2DR	0711 08h	25	RW	Reserved	48h			ASB11CR3 ASA12CR0	88h	62	RW RW	Reserved	C8h		
PRT2IE	09h	25	W	Reserved	49h			ASA12CR0	89h	64	RW	Reserved	C9h		
PRT2GS	0Ah	25	W	Reserved	4Ah			ASA12CR2	8Ah	65	RW	Reserved	CAh		
Reserved	0Bh			Reserved	4Bh			ASA12CR3	8Bh	67	RW	Reserved	CBh		
PRT3DR	0Ch	25	RW	Reserved	4Ch			ASB13CR0	8Ch	68	RW	Reserved	CCh		
PRT3IE	0Dh	25	W	Reserved	4Dh			ASB13CR1	8Dh	70	RW	Reserved	CDh		
PRT3GS	0Eh	<u>25</u>	W	Reserved	4Eh			ASB13CR2	8Eh	71	RW	Reserved	CEh		
Reserved	0Fh			Reserved	4Fh			ASB13CR3	8Fh	<u>73</u>	RW	Reserved	CFh		
PRT4DR	10h	25	RW	Reserved	50h			ASB20CR0	90h	<u>68</u>	RW	Reserved	D0h		
PRT4IE	11h	<u>25</u>	W	Reserved	51h			ASB20CR1	91h	<u>70</u>	RW	Reserved	D1h		
PRT4GS	12h	<u>25</u>	W	Reserved	52h			ASB20CR2	92h	71	RW	Reserved	D2h		
Reserved	13h	05	DW	Reserved	53h			ASB20CR3	93h	<u>73</u>	RW	Reserved	D3h		
PRT5DR	14h	<u>25</u>	RW	Reserved	54h			ASA21CR0	94h	<u>62</u>	RW	Reserved	D4h		
PRT5IE PRT5GS	15h 16h	<u>25</u> 25	W	Reserved	55h 56h			ASA21CR1 ASA21CR2	95h 96h	<u>64</u> 65	RW	Reserved Reserved	D5h D6h		
Reserved	17h	25	vv	Reserved Reserved	57h			ASA21CR2 ASA21CR3	97h	67	RW RW	Reserved	Don D7h		
Reserved	18h			Reserved	58h			ASA21CR3 ASB22CR0	98h	<u>68</u>	RW	Reserved	D8h		
Reserved	19h			Reserved	59h			ASB22CR0 ASB22CR1	99h	70	RW	Reserved	D9h		
Reserved	1Ah			Reserved	5Ah			ASB22CR2	9Ah	71	RW	Reserved	DAh		
Reserved	1Bh			Reserved	5Bh			ASB22CR3	9Bh	73	RW	Reserved	DBh		
Reserved	1Ch			Reserved	5Ch			ASA23CR0	9Ch	62	RW	Reserved	DCh		
Reserved	1Dh			Reserved	5Dh			ASA23CR1	9Dh	64	RW	Reserved	DDh		
Reserved	1Eh			Reserved	5Eh			ASA23CR2	9Eh	<u>65</u>	RW	Reserved	DEh		
Reserved	1Fh			Reserved	5Fh			ASA23CR3	9Fh	<u>67</u>	RW	Reserved	DFh		
DBA00DR0	20h	<u>41</u>	*	AMX_IN	60h	<u>76</u>	RW	Reserved	A0h			INT_MSK0	E0h	<u>35</u>	RW
DBA00DR1	21h	<u>41</u>	*	Reserved	61h			Reserved	A1h			INT_MSK1	E1h	<u>36</u>	RW
DBA00DR2	22h 23h	<u>41</u> 42	*	Reserved	62h 63h	78	DW	Reserved	A2h A3h			INT_VC	E2h E3h	<u>36</u> 87	RW RW
DBA00CR0 DBA01DR0	2311 24h	41	*	ARF_CR CMP_CR	64h	74	RW R	Reserved Reserved	A4h			RES_WDT DEC_DH/DEC_CL	E4h	85	RW
DBA01DR0	25h	41	*	ASY_CR	65h	74	*	Reserved	A5h			DEC_DL	E5h	85	R
DBA01DR2	26h	41	*	Reserved	66h			Reserved	A6h			DEC_CR	E6h	84	RW
DBA01CR0	27h	<u>42</u>	*	Reserved	67h			Reserved	A7h			Reserved	E7h		
DCA02DR0	28h	41	*	Reserved	68h			Reserved	A8h			MUL_X	E8h	<u>81</u>	W
DCA02DR1 DCA02DR2	29h 2Ah	<u>41</u> 41	*	Reserved Reserved	69h 6Ah			Reserved Reserved	A9h AAh			MUL_Y MUL_DH	E9h EAh	<u>82</u> 82	W R
DCA02DR2 DCA02CR0	2Bh	42	*	Reserved	6Bh			Reserved	ABh			MUL DL	EBh	82	R
DCA03DR0	2Ch	41	*	Reserved	6Ch			Reserved	ACh			ACC_DR1/MAC_X	ECh	82	RW
DCA03DR1	2Dh	<u>41</u>	*	Reserved	6Dh			Reserved	ADh			ACC_DR0/MAC_Y	EDh	83	RW
DCA03DR2	2Eh	<u>41</u>	* *	Reserved	6Eh			Reserved	AEh			ACC_DR3/MAC_CL0	EEh	83	RW
DCA03CR0	2Fh	<u>42</u> 41	*	Reserved	6Fh			Reserved	AFh B0h			ACC_DR2/MAC_CL1 Reserved	EFh	<u>83</u>	RW
DBA04DR0 DBA04DR1	30h 31h	41	*	Reserved ACA00CR0	70h 71h	56	RW	Reserved Reserved	B0n B1h			Reserved	F0h F1h		
DBA04DR2	32h	41	*	ACA00CR1	72h	58	RW	Reserved	B2h			Reserved	F2h		
DBA04CR0	33h	42	*	ACA00CR2	73h	<u>59</u>	RW	Reserved	B3h			Reserved	F3h		
DBA05DR0	34h	<u>41</u>	*	Reserved	74h		D.V.	Reserved	B4h			Reserved	F4h		
DBA05DR1	35h 36h	41	*	ACA01CR0 ACA01CR1	75h	<u>56</u>	RW	Reserved	B5h B6b			Reserved	F5h		
DBA05DR2 DBA05CR0	36h 37h	<u>41</u> 42	*	ACA01CR1 ACA01CR2	76h 77h	<u>58</u> 59	RW RW	Reserved Reserved	B6h B7h			Reserved Reserved	F6h F7h		
DCA06DR0	38h	42	*	Reserved	78h	00	1.144	Reserved	B8h			Reserved	F8h		
DCA06DR1	39h	41	*	ACA02CR0	79h	<u>56</u>	RW	Reserved	B9h			Reserved	F9h		
DCA06DR2	3Ah	41	*	ACA02CR1	7Ah	<u>58</u>	RW	Reserved	BAh			Reserved	FAh		
DCA06CR0	3Bh	42	*	ACA02CR2	7Bh	<u>59</u>	RW	Reserved	BBh			Reserved	FBh		
DCA07DR0	3Ch	41	*	Reserved	7Ch	50	D\\/	Reserved	BCh			Reserved	FCh		
DCA07DR1 DCA07DR2	3Dh 3Eh	<u>41</u> 41	*	ACA03CR0 ACA03CR1	7Dh 7Eh	<u>56</u> 58	RW RW	Reserved Reserved	BDh BEh			Reserved Reserved	FDh FEh		
DCA07CR0	3Fh	41	*	ACA03CR1	7Fh	<u>50</u> 59	RW	Reserved	BFh			CPU_SCR	FFh	86	*

\* = Read/Write access is bit-specific or varies by function. See register





4.3 Register Bank 1 Map

Register Name	Address	Page	Access	Register Name	Address	Page	Access	Register Name	Address	Page	Access	Register Name	Address	Page	Access
PRT0DM0	00h	<u>26</u>	W	Reserved	40h			ASA10CR0	80h	<u>62</u>	RW	Reserved	C0h		
PRT0DM1 PRT0IC0	01h 02h	<u>26</u> 26	W	Reserved Reserved	41h 42h			ASA10CR1 ASA10CR2	81h 82h	<u>64</u> 65	RW RW	Reserved Reserved	C1h C2h		
PRT0IC1	03h	27	W	Reserved	43h			ASA10CR3	83h	67	RW	Reserved	C3h		
PRT1DM0	04h	<u>26</u>	W	Reserved	44h			ASB11CR0	84h	<u>68</u>	RW	Reserved	C4h		
PRT1DM1 PRT1IC0	05h 06h	<u>26</u> 26	W W	Reserved Reserved	45h 46h			ASB11CR1 ASB11CR2	85h 86h	<u>70</u> 71	RW RW	Reserved Reserved	C5h C6h		
PRT1IC1	07h	27	W	Reserved	47h			ASB11CR3	87h	73	RW	Reserved	C7h		
PRT2DM0	08h	26	W	Reserved	48h			ASA12CR0	88h	62	RW	Reserved	C8h		
PRT2DM1 PRT2IC0	09h 0Ah	<u>26</u> 26	W	Reserved Reserved	49h 4Ah			ASA12CR1 ASA12CR2	89h 8Ah	<u>64</u> 65	RW RW	Reserved Reserved	C9h CAh		
PRT2IC1	0Bh	27	Ŵ	Reserved	4Bh			ASA12CR3	8Bh	67	RW	Reserved	CBh		
PRT3DM0	0Ch	<u>26</u>	W	Reserved	4Ch			ASB13CR0	8Ch	<u>68</u>	RW	Reserved	CCh		
PRT3DM1 PRT3IC0	0Dh 0Eh	<u>26</u> 26	W	Reserved Reserved	4Dh 4Eh			ASB13CR1 ASB13CR2	8Dh 8Eh	<u>70</u> 71	RW RW	Reserved Reserved	CDh CEh		
PRT3IC1	0Fh	27	Ŵ	Reserved	4Fh			ASB13CR3	8Fh	73	RW	Reserved	CFh		
PRT4DM0	10h	<u>26</u>	W	Reserved	50h			ASB20CR0	90h	68	RW	Reserved	D0h		
PRT4DM1 PRT4IC0	11h 12h	<u>26</u> 26	W	Reserved Reserved	51h 52h			ASB20CR1 ASB20CR2	91h 92h	<u>70</u> 71	RW RW	Reserved Reserved	D1h D2h		
PRT4IC1	13h	27	Ŵ	Reserved	53h			ASB20CR3	93h	73	RW	Reserved	D3h		
PRT5DM0	14h	26	W	Reserved	54h			ASA21CR0	94h	62	RW	Reserved	D4h		
PRT5DM1 PRT5IC0	15h 16h	<u>26</u> 26	W	Reserved Reserved	55h 56h			ASA21CR1 ASA21CR2	95h 96h	<u>64</u> 65	RW RW	Reserved Reserved	D5h D6h		
PRT5IC1	17h	27	Ŵ	Reserved	57h			ASA21CR3	97h	67	RW	Reserved	D7h		
Reserved	18h			Reserved	58h			ASB22CR0	98h	68	RW	Reserved	D8h		
Reserved Reserved	19h 1Ah			Reserved Reserved	59h 5Ah			ASB22CR1 ASB22CR2	99h 9Ah	<u>70</u> 71	RW RW	Reserved Reserved	D9h DAh		
Reserved	1Bh			Reserved	5Bh			ASB22CR3	9Bh	73	RW	Reserved	DBh		
Reserved	1Ch			Reserved	5Ch			ASA23CR0	9Ch	62	RW	Reserved	DCh		
Reserved Reserved	1Dh 1Eh			Reserved Reserved	5Dh 5Eh			ASA23CR1 ASA23CR2	9Dh 9Eh	<u>64</u> 65	RW RW	Reserved Reserved	DDh DEh		
Reserved	1Fh			Reserved	5Fh			ASA23CR3	9Fh	67	RW	Reserved	DFh		
DBA00FN	20h	<u>38</u> 39	RW	CLK_CR0	60h	32	RW	Reserved	A0h			OSC_CR0	E0h	31	RW
DBA00IN DBA00OU	21h 22h	<u>39</u> 40	RW RW	CLK_CR1 ABF_CR	61h 62h	<u>33</u> 77	RW W	Reserved Reserved	A1h A2h			OSC_CR1 Reserved	E1h E2h	<u>31</u>	RW
Reserved	23h	<u></u>		AMD_CR	63h	79	RW	Reserved	A3h			VLT_CR	E3h	89	RW
DBA01FN	24h	38	RW	Reserved	64h			Reserved	A4h			Reserved	E4h		
DBA01IN DBA01OU	25h 26h	<u>39</u> 40	RW RW	Reserved Reserved	65h 66h			Reserved Reserved	A5h A6h			Reserved Reserved	E5h E6h		
Reserved	27h			Reserved	67h			Reserved	A7h			Reserved	E7h		
DCA02FN	28h	38	RW	Reserved	68h			Reserved	A8h			IMO_TR	E8h	28	W W
DCA02IN DCA02OU	29h 2Ah	<u>39</u> 40	RW RW	Reserved Reserved	69h 6Ah			Reserved Reserved	A9h AAh			ILO_TR BDG_TR	E9h EAh	<u>28</u> 89	W
Reserved	2Bh			Reserved	6Bh			Reserved	ABh			ECO_TR	EBh	29	Ŵ
DCA03FN	2Ch	38	RW	Reserved	6Ch			Reserved	ACh			Reserved	ECh		
DCA03IN DCA03OU	2Dh 2Eh	<u>39</u> 40	RW RW	Reserved Reserved	6Dh 6Eh			Reserved Reserved	ADh AEh			Reserved Reserved	EDh EEh		
Reserved	2Fh			Reserved	6Fh			Reserved	AFh			Reserved	EFh		
DBA04FN DBA04IN	30h	<u>38</u>	RW RW	Reserved	70h	FC	RW	Reserved Reserved	B0h			Reserved	F0h		
DBA04IN DBA04OU	31h 32h	<u>39</u> 40	RW	ACA00CR0 ACA00CR1	71h 72h	<u>56</u> 58	RW	Reserved	B1h B2h			Reserved Reserved	F1h F2h		
Reserved	33h	<u></u>		ACA00CR2	73h	59	RW	Reserved	B3h			Reserved	F3h		
DBA05FN	34h	38	RW	Reserved	74h	50	DW	Reserved	B4h			Reserved	F4h		
DBA05IN DBA05OU	35h 36h	<u>39</u> 40	RW RW	ACA01CR0 ACA01CR1	75h 76h	<u>56</u> 58	RW RW	Reserved Reserved	B5h B6h			Reserved Reserved	F5h F6h		
Reserved	37h			ACA01CR2	77h	<u>59</u>	RW	Reserved	B7h			Reserved	F7h		
DCA06FN	38h	<u>38</u>	RW	Reserved	78h	50		Reserved	B8h			Reserved	F8h		
DCA06IN DCA06OU	39h 3Ah	<u>39</u> 40	RW RW	ACA02CR0 ACA02CR1	79h 7Ah	<u>56</u> 58	RW RW	Reserved Reserved	B9h BAh			Reserved Reserved	F9h FAh		
Reserved	3Bh			ACA02CR1	7Bh	59	RW	Reserved	BBh			Reserved	FBh		
DCA07FN	3Ch	<u>38</u>	RW	Reserved	7Ch		<b>D</b> 111	Reserved	BCh			Reserved	FCh		
DCA07IN DCA07OU	3Dh 3Eh	<u>39</u> 40	RW RW	ACA03CR0 ACA03CR1	7Dh 7Eh	<u>56</u> 58	RW RW	Reserved Reserved	BDh BEh			Reserved Reserved	FDh FEh		
Reserved	3En 3Fh	<u>-+U</u>	1.1.1	ACA03CR1 ACA03CR2	7En 7Fh	<u>50</u>	RW	Reserved	BFh			CPU_SCR	FFh	86	*

\* = Read/Write access is bit-specific or varies by function. See register



# 5 I/O Ports

# 5.1 Introduction

Up to five 8-bit I/O ports (P0-P4) and one 4-bit wide I/O port (P5) are implemented. The number of general purpose I/O's implemented and connected to pins depends on the individual part chosen. All port bits are independently programmable and have the following capabilities:

- General-purpose digital input readable by the CPU.
- General-purpose digital output writeable by the CPU.
- Independent control of data direction for each port bit.
- Independent access for each port bit to Global Input and Global Output busses.
- Interrupt programmable to assert on rising edge, falling edge, or change from last pin state.
- Output drive strength programmable in logic 0 and 1 states as strong, resistive (pull-up or pull-down), or high impedance.

Port 0 and Port 2 have additional analog input and/or analog output capability. The specific routing and multiplexing of analog signs is shown in the following diagram:





**General Purpose I/O Pins** 



24



# 5.2 I/O Registers

# 5.2.1 Port x Data Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW							
Bit Name	Data [7]	Data [6]	Data [5]	Data [4]	Data [3]	Data [2]	Data [1]	Data [0]
	[. ]	[0]	[0]		[0]		[ - ]	[0]

Bit [7:0]: Data [7:0] When written is the bits for output on port pins. When read is the state of the port pins.

Port 0 Data Register (PRT0DR, Address = Bank 0, 00h) Port 1 Data Register (PRT1DR, Address = Bank 0, 04h) Port 2 Data Register (PRT2DR, Address = Bank 0, 08h) Port 3 Data Register (PRT3DR, Address = Bank 0, 0Ch) Port 4 Data Register (PRT4DR, Address = Bank 0, 10h) Port 5 Data Register (PRT4DR, Address = Bank 0, 14h)

Port 5 Data Register (PRT5DR, Address = Bank 0, 14h) Note: If implemented, Port 5 is 4-bits wide

# 5.2.2 Port x Interrupt Enable Register

Bit #	7	6	5	4	3	2	1	0	
POR	0	0	0	0	0	0	0	0	
Read/Write	e W W W W W W								
Bit Name	Int En [7]	Int En [6]	Int En [5]	Int En [4]	Int En [3]	Int En [2]	Int En [1]	Int En [0]	
1 = Ir	nterrupt disabled	d for pin I for pin							
Port 0 Interrup	•	•							
Port 1 Interrup	it Enable Regi	ster (PRT1IE.	Address = Ba	nk (). ()5h)					

Port 1 Interrupt Enable Register (PR11IE, Address = Bank 0, 05h) Port 2 Interrupt Enable Register (PRT2IE, Address = Bank 0, 09h)

Port 3 Interrupt Enable Register (PRT3IE, Address = Bank 0, 0Dh)

Port 4 Interrupt Enable Register (PRT4IE, Address = Bank 0, 11h)

Port 5 Interrupt Enable Register (PRT5IE, Address = Bank 0, 15h) Note: If implemented, Port 5 is 4-bits wide

#### 5.2.3 Port x Global Select Register

Bit #	7	6	5	4	3	2	1	0			
POR	0										
Read/Write	W	W         W         W         W         W         W									
Bit Name	ne GlobSel [7] GlobSel [6] GlobSel [5] GlobSel [4] GlobSel [3] GlobSel [2] GlobSel [1] GlobSel [0										
Bit (7:0]:       Globser [7]       Globser [0]       Globser [3]       Globser [3]       Globser [2]       Globser [1]       Globser [0]         Bit [7:0]:       Global Select [7:0]       When written determines whether a pin is connected to the Global Input Bus and Global Output Bus       0 = Not Connected         1 = Connected       Drive Mode xx = Global Select Register 0 = Standard CPU controlled port (Default).       Drive Mode 1 0 (High Z) = Global Select Register 1 = Direct Drive of associated Global Input line.         Drive Mode 0 0, 0 1, 1 1 = Global Select Register 1 = Direct Receive from associated Global Output line.         Port 0 Global Select Register (PRT0GS, Address = Bank 0, 02h)											
Port 1 Global	0	· · ·		, ,							
Port 2 Global											
Port 3 Global											
Port 4 Global											
Port 5 Global	Select Registe	er (PRT5GS, A	ddress = Ban	k 0, 16h) <b>Note</b>	: If implement	ed, Port 5 is 4	-bits wide				

#### 5.2.4 Port x Drive Mode 0 Register

Bit #	7	6	5	4	3	2	1	0					
POR	0	0	0	0	0	0	0	0					
Read/Write	W												
Bit Name	DM0 [7]         DM0 [6]         DM0 [5]         DM0 [4]         DM0 [3]         DM0 [2]         DM0 [1]         DM0 [0]												
Outp Outp Outp Outp Outp Outp Outp Outp	ut State $0 = Driv ut State 0 = Driv ut State 1 = Driv ut State 1 = Driv ut State 1 = Drivut State 1 = Driv$	ve Mode 0 0 = 0 ve Mode 0 1 = 0 ve Mode 1 0 = H ve Mode 1 1 = 0 ve Mode 0 0 = 1 ve Mode 0 1 = 1 ve Mode 1 0 = H ve Mode 1 1 = 1	Resistive (Defa Strong ligh Z Strong (Default Strong ligh Z Resistive	ault)	are treated as a	pair and are de	coded as follows	5:					

Port 1 Drive Mode 0 Register (PRT1DM0, Address = Bank 1, 04h) Port 2 Drive Mode 0 Register (PRT2DM0, Address = Bank 1, 04h) Port 2 Drive Mode 0 Register (PRT2DM0, Address = Bank 1, 08h) Port 3 Drive Mode 0 Register (PRT3DM0, Address = Bank 1, 0Ch) Port 4 Drive Mode 0 Register (PRT4DM0, Address = Bank 1, 10h) Part 5 Drive Mode 0 Register (PRT4DM0, Address = Bank 1, 10h)

Port 5 Drive Mode 0 Register (PRT5DM0, Address = Bank 1, 14h) Note: If implemented, Port 5 is 4-bits wide

#### 5.2.5 Port x Drive Mode 1 Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
Bit Name	DM1 [7]	DM1 [6]	DM1 [5]	DM1 [4]	DM1 [3]	DM1 [2]	DM1 [1]	DM1 [0]

Bit [7:0]: DM1 [7:0] See truth table for Port x Drive Mode 0 Register (PRT0DM0-PRT5DM0)

Port 0 Drive Mode 1 Register (PRT0DM1, Address = Bank 1, 01h) Port 1 Drive Mode 1 Register (PRT1DM1, Address = Bank 1, 05h) Port 2 Drive Mode 1 Register (PRT2DM1, Address = Bank 1, 09h) Port 3 Drive Mode 1 Register (PRT3DM1, Address = Bank 1, 0Dh)

Port 4 Drive Mode 1 Register (PRT4DM1, Address = Bank 1, 11h)

Port 5 Drive Mode 1 Register (PRT5DM1, Address = Bank 1, 15h) Note: If implemented, Port 5 is 4-bits wide

# 5.2.6 Port x Interrupt Control 0 Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
Bit Name	IC0 [7]	IC0 [6]	IC0 [5]	IC0 [4]	IC0 [3]	IC0 [2]	IC0 [1]	IC0 [0]

Bit [7:0]: <u>ICO [7:0]</u> The two Interrupt Control bits that control a particular port pin are treated as a pair and are decoded as follows:

- IC1 [x], IC0 [x] = 0.0 = Disabled (Default)
- IC1 [x], IC0 [x] = 0.1 = Falling Edge (-)
- IC1 [x], IC0 [x] = 10 = Rising Edge(+)

IC1 [x], IC0 [x] = 1 1 = Change from Last Direct Read

Port 0 Interrupt Control 0 Register (PRT0IC0, Address = Bank 1, 02h) Port 1 Interrupt Control 0 Register (PRT1IC0, Address = Bank 1, 06h) Port 2 Interrupt Control 0 Register (PRT2IC0, Address = Bank 1, 0Ah) Port 3 Interrupt Control 0 Register (PRT3IC0, Address = Bank 1, 0Eh) Port 4 Interrupt Control 0 Register (PRT4IC0, Address = Bank 1, 12h) Port 5 Interrupt Control 0 Register (PRT5IC0, Address = Bank 1, 16h) **Note**: If implemented, Port 5 is 4-bits wide

5.2.7	Port x Interrupt Control 1	Register
-------	----------------------------	----------

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
Bit Name	IC1 [7]	IC1 [6]	IC1 [5]	IC1 [4]	IC1 [3]	IC1 [2]	IC1 [1]	IC1 [0]

Bit [7:0]: <u>IC1 [7:0]</u> The two Interrupt Control bits that control a particular port pin are treated as a pair and are decoded as follows:

IC1 [x], IC0 [x] = 0.0 = Disabled (Default)

IC1 [x], IC0 [x] = 0 1 = Falling Edge (-)

 $\begin{array}{l} |C1[x], |C0[x] = 1 \ 0 = \text{Rising Edge (+)} \\ |C1[x], |C0[x] = 1 \ 0 = \text{Rising Edge (+)} \\ |C1[x], |C0[x] = 1 \ 1 = \text{Change from Last Direct Read} \end{array}$ 

Port 0 Interrupt Control 1 Register (PRT0IC1, Address = Bank 1, 03h) Port 1 Interrupt Control 1 Register (PRT1IC1, Address = Bank 1, 07h)

Port 2 Interrupt Control 1 Register (PRT2IC1, Address = Bank 1, 0Bh)

Port 3 Interrupt Control 1 Register (PRT3IC1, Address = Bank 1, 0Fh)

Port 4 Interrupt Control 1 Register (PRT4IC1, Address = Bank 1, 13h)

Port 5 Interrupt Control 1 Register (PRT5IC1, Address = Bank 1, 17h) Note: If implemented, Port 5 is 4-bits wide

# 6 Clocking

# 6.1 Oscillator Options

# 6.1.1 Internal Main Oscillator

The Internal Main Oscillator outputs two frequencies, 48MHz and 24MHz. In the absence of a high-precision input source from the external oscillator, the accuracy of this circuit will be +/- 2.5% over two voltage ranges and the entire temperature range. No external components are required to achieve this level of accuracy. However, there is a Main Oscillator Trim Register (IMO\_TR) used to calibrate this oscillator into specified tolerance. A factory-programmed value is available, loaded into this register at reset. This register must be adjusted when operating voltage outside the range for which factory calibration was set.

There is an option to phase lock this oscillator to the External Crystal Oscillator. The choice of crystal and its inherent accuracy will determine the overall accuracy of the oscillator. The External Crystal Oscillator must be stable prior to locking the frequency of the Internal Main Oscillator to this reference source.

#### 6.1.1.1 Main Oscillator Trim Register

Bit #	7	6	5	4	3	2	1	0
POR	FS*	FS*	FS*	FS*	FS*	FS*	FS*	FS*
Read/Write	W	W	W	W	W	W	W	W
Bit Name	IMO Trim [7]	IMO Trim [6]	IMO Trim [5]	IMO Trim [4]	IMO Trim [3]	IMO Trim [2]	IMO Trim [1]	IMO Trim [0]
Bit [7:0]: <u>IMO</u>	<b>Trim [7:0]</b> Data	value stored wil	l alter the trimm	ed frequency of	the Internal Mai	in Oscillator. A l	arger value in th	is register will

increase the speed of the Internal Main Oscillator

Main Oscillator Trim Register (IMO\_TR, Address = Bank 1, E8h)

\*FS = Factory set trim value

#### 6.1.2 Internal Low Speed Oscillator

An internal low speed oscillator of nominally 32.7kHz is available to generate Sleep wake-up interrupts and Watchdog resets if the user does not wish to attach a 32.768kHz watch crystal. This oscillator can also be used as a clocking source for the Digital PSoC blocks.

The oscillator operates in two different modes. A trim value applied to the Internal Low Speed Oscillator Trim Register (ILO\_TR), shown below, will guarantee 32.7kHz with +/-20% accuracy across voltage and temperature while the IC is *not* in sleep mode. When the IC is put into sleep mode this oscillator drops into an ultra low current state and the accuracy is reduced to +/-50%.

#### 6.1.2.1 Internal Low Speed Oscillator Trim Register

This register sets the adjustment for the internal low speed oscillator. The value placed in this register is based on factory testing. It is recommended that the user not alter this value.

Bit #	7	6	5	4	3	2	1	0
POR	0	0	FS*	FS*	FS*	FS*	FS*	FS*
Read/Write			W	W	W	W	W	W
Bit Name	Reserved	Reserved	ILO Trim [5]	ILO Trim [4]	ILO Trim [3]	ILO Trim [2]	ILO Trim [1]	ILO Trim [0]

Bit 7: Reserved

Bit 6: Reserved

Bit [5:0]: <u>ILO Trim [5:0]</u> Data value stored will alter the trimmed frequency of the Internal Low Speed Oscillator. (Not recommended for customer alteration)

Internal Low Speed Oscillator Trim Register (ILO\_TR, Address = Bank 1, E9h)

# 6.1.3 External Crystal Oscillator

The CrysIn and CrysOut pins support connection of a 32.768kHz watch crystal. To run from the external crystal, Bit 7 of the Oscillator Control 0 Register (OSC\_CR0) must be set (default is off). Note that the internal low speed oscillator continues to run when this external function is selected until the oscillator is automatically switched over by the sleep timer interrupt. Feedback capacitors and bias circuitry for this oscillator are implemented internally.

The firmware steps involved in switching between the internal low speed oscillator to External Crystal Oscillator are as follows:

- 1. At reset, chip begins operation using the internal low speed oscillator.
- 2. User selects a sleep interval of 1 second in the Oscillator Control 0 Register (OSC\_CR0), as the oscillator stabilization interval.
- 3. User selects External Crystal Oscillator by setting bit [7] in Oscillator Control 0 Register (OSC\_CR0) to 1.
- 4. The External Crystal Oscillator becomes the selected 32.768kHz source at the end of the 1-second interval on the edge, created by the Sleep Interrupt logic. The 1-second interval gives the oscillator time to stabilize before it becomes the active source. The Sleep Interrupt need not be enabled for the switch over to occur. The user may want to reset the sleep timer (if this does not interfere with any ongoing real-time clock operation), to guarantee the interval length.
- 5. User is strongly advised to wait the 1-second stabilization period prior to engaging the PLL mode to lock the Internal Main Oscillator frequency to the External Crystal Oscillator frequency.

Note: The internal oscillator switches back instantaneously by writing the control bit to 0.

Transitions between oscillator domains may produce glitches on this clock bus.

# 6.1.3.1 External Crystal Oscillator Trim Register

This register sets the adjustment for the External Crystal Oscillator. The value placed in this register at reset is based on factory testing. It is recommended that the user not alter this value.

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	FS*	FS*	FS*	FS*
Read/Write			W	W	W	W	W	W
Bit Name	Reserved	Reserved	Reserved	Reserved	Amp [1]	Amp [0]	Bias [1]	Bias [0]
Bit 7: Reserved Bit 6: Reserved Bit 5: Reserved Bit 4: Reserved Bit [3:2]: <u>Amp</u>	d d	implitude of the	adjustment, (no	t recommended	for customer al	teration)		
Bit [1:0]: <u>Bias</u>	[1:0] Sets the b	ias of the adjust	ment, (not reco	mmended for cu	istomer alteratio	n)		
External Cryst	al Oscillator T	rim Register (I	ECO_TR, Add	ress = Bank 1	, EBh)		*FS = Factory	set trim value

# 6.2 System Clocking Signals

There are twelve system-clocking signals that are used throughout the device. Referenced frequencies are based on use of 32.768kHz crystal. The names of these signals and their definitions are as follows:

Signal	Definition
48M	The direct 48MHz output from the internal main oscillator.
24M	The direct 24MHz output from the internal main oscillator.
24V1	The 24M output from the internal main oscillator that has been passed through a user-selectable 1 to 16
	divider {F = 24MHz / (1 to 16) = 24MHz to 1.5MHz}. The divider value is found in the Oscillator Control 1
	Register (OSC_CR1). Note that the divider will be N+1, based on a value of N written into the register bits.
24V2	The 24V1 signal that has been passed through an additional user-selectable 1 to 16 divider $\{F = 24MHz / P_{T}\}$
	((1 to 16) * (1 to 16)) = 24MHz to 93.7kHz}. The divider value is found in the Oscillator Control 1 Register
	(OSC_CR1). Note that the divider will be N+1, based on a value of N written into the register bits.
32K	The multiplexed output of either the internal low speed oscillator or the external crystal oscillator.
CPU	The output from the internal main oscillator that has been passed through a divider that has eight user
01.5	selectable ratios ranging from 1:1 to 1:256, yielding frequencies ranging from 24MHz to 93.7kHz.
SLP	The <b>32K</b> system-clocking signal that has been passed through a divider that has four user selectable ratios
	ranging from 1:2 <sup>6</sup> to 1:2 <sup>15</sup> , yielding frequencies ranging from 512Hz to 1Hz. This signal is used to clock the
ACLK0	sleep timer period. A system-clocking signal that is driven by the clock output of a digital PSoC block and can be selected by
ACERU	the user to drive the clocking signal to an analog column. Any of the eight digital PSoC blocks can be
	muxed into this line using the ACLK0[2:0] bits in the Analog Clock Select Register (CLK_CR1).
ACLK1	A system-clocking signal that is driven by the clock output of a digital PSoC block and can be selected by
	the user to drive the clocking signal to an analog column. Any of the eight digital PSoC blocks can be
	muxed into this line using the ACLK1[2:0] bits in the Analog Clock Select Register (CLK_CR1).
ACLMN0_CLK	A system-clocking signal that can drive all the Analog PSoC blocks in Analog Column 0. This signal is
	derived from the muxed input of the 24V1, 24V2, ACLK0, and ACLK1 system clock signals. The output of
	this mux is then passed through a 1:4 divider to reduce the frequency by a factor of four.
ACLMN1_CLK	A system-clocking signal that can drive all the Analog PSoC blocks in Analog Column 1. This signal is
	derived from the muxed input of the 24V1, 24V2, ACLK0, and ACLK1 system clock signals. The output of
	this mux is then passed through a 1:4 divider to reduce the frequency by a factor of four.
ACLMN2_CLK	A system-clocking signal that can drive all the Analog PSoC blocks in Analog Column 2. This signal is
	derived from the muxed input of the 24V1, 24V2, ACLK0, and ACLK1 system clock signals. The output of
	this mux is then passed through a 1:4 divider to reduce the frequency by a factor of four.
ACLININ3_CLK	A system-clocking signal that can drive all the Analog PSoC blocks in Analog Column 3. This signal is
	derived from the muxed input of the <b>24V1</b> , <b>24V2</b> , <b>ACLK0</b> , and <b>ACLK1</b> system clock signals. The output of this mux is then passed through a 1:4 divider to reduce the frequency by a factor of four.
	uns mux is then passed through a 1.4 divider to reduce the nequency by a factor of 1001.

# 6.2.1 CPU and Sleep Timer Clock Options

The CPU is clocked off the **CPU** system-clocking signal, which can be configured to run at one of 8 rates. This selection is independent from all other clock selection functions. It is completely safe for the CPU to change its clock rate without a timing hazard. The CPU clock period is determined by setting the CPU[2:0] bits in the Oscillator Control 0 Register (OSC\_CR0).

The sleep timer is clocked off the **SLP** system-clocking signal. Setting the SLEEP1 and SLEEP0 bits in the Oscillator Control 0 Register (OSC\_CR0) allow the user to select from the four available periods.

# 6.2.1.1 Oscillator Control 0 Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW		RW	RW	RW	RW	RW	RW
Bit Name	32k Select	PLL Mode	Reserved	Sleep [1]	Sleep [0]	CPU [2]	CPU [1]	CPU [0]
1 = E	nternal low preci external crystal c	ision 32kHz osc oscillator	illator					
-	isabled	l Main is locked	to External Crys	stal Oscillator				
Bit 5: Reserve	d							
0 1 = 1 0 =	N = 6 ((512Hz) N = 9 ((64 Hz)	or (1.95 ms per or (15.6 ms per or (125 ms perio or (1 s period))	od))					
0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0	[2:0] = 3MHz = 6MHz = 12MHz = 24MHz = 1.5MHz = 750kHz = 187.5kHz = 93.7kHz							

Oscillator Control 0 Register (OSC\_CR0, Address = Bank 1, E0h)

#### 6.2.1.2 Oscillator Control 1 Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bit Name	24V1 [3]	24V1 [2]	24V1 [1]	24V1 [0]	24V2 [3]	24V2 [2]	24V2 [1]	24V2 [0]
· · <u> </u>	<u> </u>	value determine value determine			,	0 0		

Oscillator Control 1 Register (OSC\_CR1, Address = Bank 1, E1h)

# 6.2.2 Digital PSoC Block Clocking Options

All Digital PSoC block clocks are a user-selectable choice of **48M**, **24V1**, **24V2**, or **32K**, as well as clocking signals from other Digital PSoC blocks or general purpose I/O pins. There are a total of 16 possible clock options for each Digital PSoC block. See Digital PSoC block section for details.



### 6.2.3 Analog PSoC Block Clocking Options

All analog PSoC blocks in a particular Analog Column share the same clock signal. Choosing the clocking for an analog PSoC block is a two-step process.

- 1. First, if the user wants to use the **ACLK0** and **ACLK1** system-clocking signals, the digital PSoC blocks that serve as the source for these signals must be selected. This selection is made in the Analog Clock Select Register (CLK\_CR1).
- 2. Next, the user must select the source for the ACLMN0\_CLK, ACLMN1\_CLK, ACLMN2\_CLK, and ACLMN3\_CLK system-clocking signals. The user will choose the clock for Acolumnx[1:0] bits in the Analog Column Clock Select Register (CLK\_CR0) column. Each of the analog PSoC blocks in a particular Analog Column is clocked from the ACLMN\_CLKx system-clocking signal for that column. (Note that the ACLMNx signals have a 1:4 divider on them.)

#### 6.2.3.1 Analog Column Clock Select Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bit Name	Acolumn3 [1]	Acolumn3 [0]	Acolumn2 [1]	Acolumn2 [0]	Acolumn1 [1]	Acolumn1 [0]	Acolumn0 [1]	Acolumn0 [0]
0 1 = 1 0 = 1 1 = <b>Bit [5:4]:</b> <u>Acole</u> 0 0 = 0 1 = 1 0 =	umn3 [1:0] = 24V1 = 24V2 = ACLK0 = ACLK1							
0 1 = 1 0 =	umn1 [1:0] = 24V1 = 24V2 = ACLK0 = ACLK1							
0 1 = 1 0 =	<b>umn0 [1:0]</b> = 24V1 = 24V2 = ACLK0 = ACLK1							

Analog Column Clock Select Register (CLK\_CR0, Address = Bank 1, 60h)

# 6.2.3.2 Analog Clock Select Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bit Name	Reserved	SHDIS	ACLK1 [2]	ACLK1 [1]	ACLK1 [0]	ACLK0 [2]	ACLK0 [1]	ACLK0 [0]
mad drive outp valid Follo the v disal	ed During normal op e for the last hal en). This forms a ut bus from bein l state during PH state during PH wing are the exc vhole of PHI2. 2 oled for all colum eir respective PH	peration of an So f of PHI2 (during sample and ho g perturbed by f li2) ceptions: 1) If th ) If the SHDIS s nns and all enab	C block for the a g PHI1 and for t ld operation usi the intermediate the PHASE bit in ignal is set in bi	Implifier of a col he first half of P ng the output bu states of the So CR0 (for the SC t 6 of the Analog	umn enabled to HI2, the output t s and its associ C operation (ofte block in questio C column Select	drive the output ous floats at the ated capacitanc en a reset state on) is set to one Register, then	bus, the conne last voltage to v e. This design p for PHI1 and se , then the outpu sample and hold	ction is only which it was prevents the ttling to the t is enabled for d operation is
1 = 5 <b>Bit [5:3]</b> : <u>ACLL</u> 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0	Sample and hold Sample and hold ( <b>X1 [2:0]</b> ) = Digital Basic ) = Digital Basic ) = Digital Comm ) = Digital Basic   = Digital Basic	Type A Block 0 Type A Block 0 Type A Block 0 nunications Type nunications Type Type A Block 0	ed 0 1 e A Block 02 e A Block 03 4					
1 1 1 <b>Bit [2:0]</b> : <u>ACL</u> 0 0 0 0 0 1 0 1 0 1 0 0 1 0 1	<ul> <li>D) = Digital Comm</li> <li>D) = Digital Comm</li> <li>D) = Digital Basic</li> <li>D) = Digital Basic</li> <li>D) = Digital Comm</li> <li>D) = Digital Basic</li> <li>D) = Digital Basic</li> <li>D) = Digital Basic</li> <li>D) = Digital Basic</li> <li>D) = Digital Comm</li> <li>D) = Digital Comm</li> </ul>	onfigurations Type onfigurations as Type A Block 0 Type A Block 0 nunications Type unications Type Type A Block 0 Type A Block 0	e A Block 07 5 ACLK1 [2:0] 0 1 e A Block 02 e A Block 03 4 5					

Analog Clock Select Register (CLK\_CR1, Address = Bank 1, 61h)



# 7 Interrupts

# 7.1 Overview

Interrupts can be generated by the General Purpose I/O lines, the Power monitor, the internal Sleep Timer, the eight Digital PSoC blocks, and the four analog columns. Every interrupt has a separate enable bit, which are contained in the General Interrupt Mask Register (INT\_MSK0) and the Digital PSoC Block Interrupt Mask Register (INT\_MSK1). When the user writes a "1" to a particular bit position, this enables the interrupt associated with that position. There is a single Global Interrupt Enable bit in the Flags Register (CPU\_F), which can disable all interrupts, or enable those interrupts that also have their individual interrupt bit enabled. During a reset, the enable bits in the General Interrupt Mask Register (INT\_MSK0) and the Global Interrupt Enable bit, is cleared. The Interrupt Vector Register (INT\_VC) holds the interrupt vector for the highest priority pending interrupt when read, and when written will clear all pending interrupts.



#### **Interrupt Control Architecture**

The interrupt controller contains a separate flip-flop for each interrupt. When an interrupt is generated, it is registered as a pending interrupt. It will stay pending until it is serviced or a reset occurs. A pending interrupt will only generate an interrupt request when enabled by the appropriate mask bit in the Interrupt Enable Register (PRT0IE-PRT5IE), and the Global IE bit in the CPU\_F register is set.

During the servicing of any interrupt, the Program Counter and Flags registers (CPU\_PCH/CPU\_PCL and CPU\_F) are stored onto the program stack by an automatic CALL instruction generated during the interrupt acknowledge process. The user firmware may preserve and restore processor state during an interrupt using the PUSH and POP instructions. The memory oriented CPU architecture requires minimal state saving during interrupts, providing very fast interrupt context switching. The Program Counter and Flags registers (CPU\_PCH/CPU\_PCL and CPU\_F) are restored when the RETI instruction is executed. If two or more interrupts are pending at the same time, the higher priority interrupt (lower priority number) will be serviced first.

Nested interrupts can be accomplished by re-enabling interrupts inside an interrupt service routine. The user must store sufficient information to maintain machine state if this is done.

Each Digital PSoC block has its own unique Interrupt Vector and Interrupt Enable bit. There are also individual interrupt vectors for each of the Analog columns, Supply Voltage Monitor, Sleep Timer and General Purpose I/Os. Functions can be stopped/started by the Enable bit within the Function Register (DBA00FN-DBA07FN).



GPIO Interrupts are polarity configurable and pin-wise maskable (within each Port's pin configuration registers). They all share the same interrupt priority and vector.

The Interrupt Vector Register (INT\_VC) holds the interrupt vector for the highest priority pending interrupt when read, and when written will clear all pending interrupts.

### 7.2 Interrupt Vectors

#### **FLASH-based Interrupt Vector Table**

Address	Interrupt Priority Number	Description
0x0002	1	Supply Monitor Interrupt Vector
0x0004	2	DBA 00 PSoC Block Interrupt Vector
0x0006	3	DBA 01 PSoC Block Interrupt Vector
0x0008	4	DCA 02 PSoC Block Interrupt Vector
0x000A	5	DCA 03 PSoC Block Interrupt Vector
0x000C	6	DBA 04 PSoC Block Interrupt Vector
0x000E	7	DBA 05 PSoC Block Interrupt Vector
0x0010	8	DCA 06 PSoC Block Interrupt Vector
0x0012	9	DCA 07 PSoC Block Interrupt Vector
0x0014	10	Acolumn 0 Interrupt Vector
0x0016	11	Acolumn 1 Interrupt Vector
0x0018	12	Acolumn 2 Interrupt Vector
0x001A	13	Acolumn 3 Interrupt Vector
0x001C	14	GPIO Interrupt Vector
0x001E	15	Sleep Timer Interrupt Vector
0x0020		On-Chip Program Memory Starts Here

**Important**: The interrupt vectors are instructions **not** addresses. Typically these would be JUMP instructions to the start of the interrupt handling routine for that interrupt.

#### 7.3 Interrupt Masks

#### 7.3.1 General Interrupt Mask Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bit Name	Reserved	Sleep	GPIO	Acolumn3	Acolumn2	Acolumn1	Acolumn0	Voltage Monitor
Bit 7: Reserve	d							
	Disabled Enabled							
-	Disabled Enabled							
	<b>umn [3:0]</b> Disabled Enabled							
	<b>Monitor</b> Disabled Enabled							

General Interrupt Mask Register (INT\_MSK0, Address = Bank 0, E0h)

7.3.2 Digital P	SoC Block Interrupt	Mask Register
-----------------	---------------------	---------------

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bit Name	DCA07	DCA06	DBA05	DBA04	DCA03	DCA02	DBA01	DBA00
	Disabled Enabled							
	Disabled Enabled							
	Disabled Enabled							
	Disabled Enabled							
	Disabled Enabled							
	Disabled Enabled							
	Disabled Enabled							
	Disabled Enabled							

Digital PSoC Block Interrupt Mask Register (INT\_MSK1, Address = Bank 0, E1h)

#### 7.3.3 Interrupt Vector Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW							
Bit Name	Data[7]	Data[6]	Data[5]	Data[4]	Data[3]	Data[2]	Data[1]	Data[0]

Bit [7:0] Data [7:0]

8-bit data value holds the interrupt vector for the highest priority pending interrupt. Writing to this register will clear all pending interrupts

Interrupt Vector Register (INT\_VC, Address = Bank 0, E2h)

# 7.4 Interrupt on Pin Change

Any general purpose I/O can be used as an interrupt source. The appropriate enable bits in the Interrupt Vector Register (INT\_VC) for a particular pin must be set in order to activate interrupts. There are user selectable options to generate an interrupt on 1) any change from previous state, 2) rising edge, and 3) falling edge.


#### 8 PSoC Blocks

#### 8.1 Overview

PSoC blocks are user configurable system resources. On-chip digital and analog PSoC blocks reduce the need for many MCU part types and external peripheral components. Each PSoC block can be configured to provide a wide variety of user modules. The PSoC Designer provides automated configuration of PSoC blocks by simply selecting the desired functions. PSoC Designer then generates the proper configuration information and can print a device data sheet unique to that configuration.

Digital PSoC blocks provide up to eight, 8-bit multipurpose timers/counters supporting multiple event timers, real-time clocks, Pulse Width Modulators (PWM), and CRCs. PSoC blocks may be configured independently or combined to provide longer functions. Communications configured PSoC blocks support full-duplex UARTs and SPI master or slave functions. If a digital PSoC block with more than 8 bits is needed, more than one may be chained together to form lengths of 1 through 8 bytes using configuration bits.

Twelve Analog PSoC blocks are available separately or combined with the Digital PSoC blocks. A precision internal voltage reference provides accurate analog comparisons. A temperature sensor input is provided to the Analog PSoC block array supporting applications like battery chargers and data acquisition without requiring external components. There are three Analog PSoC block types ContinuousTime (CT) blocks, and Type 1 and Type 2 Switch Capacitor (SC) blocks. CT blocks provide continuous time analog functions. SC blocks provide ADC and DAC analog functions. Currently, supported analog functions are 14 bit Multi-Slope and 12 bit Delta-Sigma ADC, successive approximation ADCs up to 9 bits, DACs up to 9 bits, programmable gain stages, sample and hold circuits, programmable filters, differential comparators, and temperature sensor.

#### 8.2 Digital PSoC Blocks

#### 8.2.1 Introduction

There are a total of eight 8-bit Digital PSoC blocks in this device family. Four of theses are the digital Basic Type A blocks and four are the Digital Communications Type A blocks. Each of these digital PSoC blocks can be configured independently for function, or used in combination. There are three configuration registers for each digital PSoC block that control I/O source sinking and block functions. There are also four data registers within each digital PSoC block.

Each digital PSoC block has a unique Interrupt Vector and Interrupt Enable bit. Functions can be stopped/started by a useraccessible Enable bit.

The Timer/Counter/Shifter/CRC/PRS/Deadband functions are available on the Digital Basic Type A blocks and also the Digital Communications Type A blocks. The UART and SPI communications functions are available on the Digital Communications Type A blocks.

The three configuration registers are; the Function Register (DBA00FN-DCA07FN) to select the block function and mode, the Input Register (DBA00IN-DCA07IN) to select data input and clock selection, and the Output Register (DBA00OU-DCA07OU) to select and enable function outputs.

The three data registers are designated Data 0, Data 1, Data 2. The function of these registers and their bit mapping is dependent on the overall block function selected by the user.

The one Control Register (DBA00CR0-DCA07CR0) is designated Control 0. The function of this register and its bit mapping is dependent on the overall block function selected by the user.

#### 8.2.2 Registers

#### 8.2.2.1 Digital Basic Type A/ Communications Type A Block xx Function Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	<b>0</b>	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bit Name	Reserved	Reserved	End	Mode [1]	Mode [0]	Function [2]	Function [1]	Function [0]
			2.10					
Bit 7: Reserve	ł							
Bit 6: Reserve	ł							
-		ot the end of a c e end of a chain			C block			
Time 0 = L 1 = L Coun 0 = L 1 = L CRC/ Dead UAR	r: The Mode [1] ess Than or Eq ess Than ter: The Mode   ess Than or Eq ess Than /PRS: The Mod Band: The Mode [1]	[1] bit signifies th	Compare Type ne Compare Type ed in this function ed in this function	pe on	n selected			
Time 0 = T 1 = C Coun 0 = T 1 = C CRC, Dead UAR 0 = R 1 = T	r: The Mode [0] erminal Count ompare True ter: The Mode   erminal Count ompare True /PRS: The Mod Band: The Mode [0] ecceive ransmit The Mode [0] bi laster	of the Mode [0] I bit signifies Inte [0] bit signifies Ir e [0] bit is unuse de [0] bit is unus ] bit signifies the it signifies the Ty	nterrupt Type nterrupt Type ed in this functio red in this functio Direction	n	n selected			
0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0	= Timer (chain: = Counter (cha = CRC/PRS (C = Reserved = Deadband fo = UART (functi		ncy Checker or odulator e on DCA type I	<sup>-</sup> Psuedo Rando blocks)			e configuration	
Digital Basic T Digital Commu Digital Commu Digital Basic T Digital Basic T Digital Commu	ype A Block ( inications Typ inications Typ ype A Block ( ype A Block ( inications Typ	00 Function Re 01 Function Re 0e A Block 02 F 0e A Block 03 F 04 Function Re 05 Function Re 0e A Block 06 F 0e A Block 07 F	gister Function Regis Function Regis gister gister Function Regis	(DBA0 ster (DCA0 ster (DCA0 (DBA0 (DBA0 ster (DCA0	1FN, Address 2FN, Address 3FN, Address 4FN, Address 5FN, Address 6FN, Address	= Bank 1, 20h = Bank 1, 24h = Bank 1, 28h = Bank 1, 2Ch = Bank 1, 30h = Bank 1, 38h = Bank 1, 38h = Bank 1, 3Ch	) )) ) )	

#### 8.2.2.2 Digital Basic Type A/ Communications Type A Block xx Input Register

The Digital Basic Type A/ Communications Type A Block xx Input Register (DBA00IN-DCA07IN) consists of 4 bits [3:0] to select the block input clock and 4 bits [7:4] to select the primary data/enable input. The actual usage of the input data/enable is function dependent.

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bit Name	Data 3	Data 2	Data 1	Data 0	Clock 3	Clock 2	Clock 1	Clock 0
0 0 0 0 0 1 0 0 1 0 1 0 0 1 1 0 1 1 0 1 1 1 0 0 1 0 1 1 0 1 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 8it [3:0]: <u>Cloc</u> 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	$\begin{array}{l} 0 = \text{Data} = 0\\ 1 = \text{Data} = 1\\ 0 = \text{Digital Bas}\\ 1 = \text{Chain Func}\\ 0 = \text{Analog Col}\\ 1 = \text{Analog Col}\\ 1 = \text{Analog Col}\\ 1 = \text{Analog Col}\\ 0 = \text{Select Glot}\\ 1 = \text{Select Glot}\\ 0 = \text{Select Glot}\\ 1 = \text{Select Glot}\\ 0 = \text{Select Glot}\\ 1 = \text{Select Glot}\\ 0 = \text{Clock Disa}\\ 1 = \text{Select Glot}\\ 0 = \text{Digital Bas}\\ 1 = \text{Previous D}\\ 0 = 24\text{V2}\\ 1 = 32\text{k}\\ 0 = \text{Select Glot}\\ 1 = \text{Select Glot}\\ 1 = \text{Select Glot}\\ 1 = \text{Select Glot}\\ 0 = \text{Select Glot}\\ 1 = S$	umn Out 1 umn Out 2 umn Out 3 bal Output[0] (fo bal Output[1] (fo bal Output[2] (fo bal Input[0] (for 1 bal Input[1] (for 1 bal Input[2] (for 1 bal Input[2] (for 1 bal Input[3] (for 1 bal Output[3] (for 1 bal Output[4] Dig ic Type A Block igital PSoC block bal Output[1] (for bal Output[2] (for bal Output[2] (for bal Input[0] (for 1 bal Input[0] (for 1 bal Input[0] (for 1 bal Input[2] (for 1) bal I	r Digital Blocks r Digital Blocks r Digital Blocks r Digital Blocks Digital Blocks 00 Digital Blocks 00 Digital Blocks 00 Digital Blocks 00 digital Blocks 00 co ck r Digital Blocks 00 co ck r Digital Blocks 00 Digital Blocks 00	00 to 03) or Sel 00 to 03) or Sel 00 to 03) or Selec 0 to 03) or Select 0 to 03) or Select	ect Global Outp ect Global Outp ect Global Input[4 t Global Input[5 t Global Input[6 t Global Input[6 t Global Output[0] Global Output[0] ect Global Outp ect Global Outp ect Global Outp t Global Input[4 t Global Input[6	ut[5] (for Digital ut[6] (for Digital at[7] (for Digital Blo ] (for Digital Blo Digital Blocks 0 ut[4] (for Digital ut[5] (for Digital ut[6] (for Digital ] (for Digital Blo ] (for Digital Blo ] (for Digital Blo ] (for Digital Blo ] (for Digital Blo	cks 04 to 07) cks 04 to 07) cks 04 to 07) dks 04 to 07) 4 to 07 Blocks 04 to 07 Blocks 04 to 07 Blocks 04 to 07 cks 04 to 07) cks 04 to 07) cks 04 to 07) cks 04 to 07)	
Digital Basic T Digital Commu Digital Commu	ype A Block 0 unications Typ unications Typ	1 Input Regist e A Block 02 I e A Block 03 I	ter nput Register nput Register	(DBA0 (DCA0 (DCA0	1IN, Address = 2IN, Address = 3IN, Address =	= Bank 1, 25h) = Bank 1, 29h) = Bank 1, 2Dh	)	
Digital Basic T	ype A Block 0	04 Input Regist 05 Input Regist	ter	(DBA0	4IN, Address = 5IN, Address =	= Bank 1, 35h)	1	
		e A Block 06 I			6IN, Address =	= Bank 1, 39h)	)	

The Data/Enable inputs to each Digital PSoC block serve as Clock Enables or Data Input depending on the Digital PSoC block's programmed function. If Previous Digital PSoC block is selected for Data/Enable then the selected DSCM receives its Data, Enable, Zero Detect, and all chaining information from the previous Digital PSoC block.

(DCA07IN, Address = Bank 1, 3Dh)

The Clock[3:0] bits select multiple sources for the clock for each Digital PSoC block. The sources for each Digital PSoC block clock can form the Global Input lines, System Clocks, and other neighboring Digital PSoC blocks. As shown in the table, Digital PSoC block 0-3 can only interface to Global I/Os 0-3, and Digital PSoC block 4-7 can only interface to Global I/Os 4-7.

Digital Communications Type A Block 07 Input Register

#### 8.2.2.3 Digital Basic Type A/ Communications Type A Block xx Output Register

A Digital PSoC block may have 0, 1, or 2 outputs depending on its function. Each Digital PSoC block's output can be selected to drive an associated Global signal line via the Output Select bits. In addition, the output drive can be selectively disabled in this register.

Bit #	7	6	5	4	3	2	1	0			
POR	0	0	0	0	0	0	0	0			
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW			
Bit Name	Reserved	Reserved	AUX Out Enable	AUX IO Sel [1]	AUX IO Sel [0]	Out Enable	Out Sel [1]	Out Sel [0]			
Bit 7: Reserve	Bit 7: Reserved										
Bit 6: Reserve	ed										
	Disable Auxil		unction dependant)	1							
0 0 = 0 1 = 1 0 =	<ul> <li>Bit [4:3]: <u>AUX IO Sel [1:0]</u></li> <li>0 0 = Input from Global Input[0] or Drive Global Output[0] (for Digital Blocks 00 to 03) or Input from Global Input[4] or Drive Global Output [4] (for Digital Blocks 04 to 07)</li> <li>0 1 = Input from Global Input[1] or Drive Global Output[1] (for Digital Blocks 00 to 03) or Input from Global Input[5] or Drive Global Output[5] (for Digital Blocks 04 to 07)</li> <li>1 0 = Input from Global Input[2] or Drive Global Output[2] (for Digital Blocks 00 to 03) or Input from Global Input[6] or Drive Global Output[2] (for Digital Blocks 00 to 03) or Input from Global Input[6] or Drive Global Output[2] (for Digital Blocks 00 to 03) or Input from Global Input[6] or Drive Global Output[7] (for Digital Blocks 04 to 07)</li> <li>1 1 = Input from Global Input[3] or Drive Global Output[3] (for Digital Blocks 00 to 03) or Input from Global Input[7] or Drive Global Output[7] (for Digital Blocks 04 to 07)</li> </ul>										
	Disable Prima		inction dependant)								
0 1 = 1 0 =	= Drive Globa = Drive Globa = Drive Globa	al Output[1] ( al Output[2] (	for Digital Blocks 0 for Digital Blocks 0	0 to 03) <b>or</b> Drive Glob 0 to 03) <b>or</b> Drive Glob 0 to 03) <b>or</b> Drive Glob 0 to 03) <b>or</b> Drive Glob	al Output[5] (for Di al Output[6] (for Di	gital Blocks 04 gital Blocks 04	4 to 07) 4 to 07)				
Digital Basic <sup>-</sup> Digital Basic <sup>-</sup>				,	DU, Address = Ba DU, Address = Ba	. ,					

Digital Basic Type A Block 01 Output Register	(DBA01OU, Address = Bank 1, 26h)
Digital Communications Type A Block 02 Output Register	(DCA02OU, Address = Bank 1, 2Ah)
Digital Communications Type A Block 03 Output Register	(DCA03OU, Address = Bank 1, 2Eh)
Digital Basic Type A Block 04 Output Register	(DBA04OU, Address = Bank 1, 32h)
Digital Basic Type A Block 05 Output Register	(DBA05OU, Address = Bank 1, 36h)
Digital Communications Type A Block 06 Output Register	(DCA06OU, Address = Bank 1, 3Ah)
Digital Communications Type A Block 07 Output Register	(DCA07OU, Address = Bank 1, 3Eh)



#### 8.2.3 User Registers

There are four user registers within each Digital PSoC block, three data registers, and one status/control register. The three data registers are Data 0, which is a shifter/counter, and Data 1 and Data 2 registers, which contain data used during the operation. The status/control register contains an enable bit that is used for all configurations. In addition, it contains function-specific status and control, which is outlined below.

#### 8.2.3.1 Digital Basic Type A/Communications Type A Block xx Data Register 0,1,2

	_		-						
Bit #	7	6	5	4	3	2	1	0	
POR	0	0	0	0	0	0	0	0	
Read/Write	VF*	VF*	VF*	VF*	VF*	VF*	VF*	VF*	
Bit Name	Data [7]	Data [6]	Data [5]	Data [4]	Data [3]	Data [2]	Data [1]	Data [0]	
Bit [7:0]: <u>Data</u>	[7:0]								
Digital Basic T		0		· ·		s = Bank 0, 20	,	s by function/	
0	Digital Basic Type A Block 00 Data Register 1 (DBA00DR1, Address = Bank 0, 21h) User Module selection								
Digital Basic T	••	•		(DBA0	DR2, Addres	s = Bank 0, 22	2h) (See tabl	e ahead)	
Digital Basic T	21	0		<b>`</b>	,	s = Bank 0, 24	/		
Digital Basic T	••	•		•		s = Bank 0, 25	,		
Digital Basic T	Digital Basic Type A Block 01 Data Register 2 (DBA01DR2, Address = Bank 0, 26h)								
	Digital Communications Type A Block 02 Data Register 0 (DCA02DR0, Address = Bank 0, 28h)								
Digital Commu	••		•			s = Bank 0, 29			
Digital Commu	21		0			s = Bank 0, 2A			
Digital Commu	••		•	•		s = Bank 0, 20			
Digital Commu	21		0	<b>`</b>	,	s = Bank 0, 20	,		
Digital Commu				•	,	s = Bank 0, 2E	,		
Digital Basic T				(DBA04DR0, Address = Bank 0, 30h)					
Digital Basic T	2 I	0		(DBA04DR1, Address = Bank 0, 31h)					
Digital Basic T	••	•		``	,	s = Bank 0, 32	,		
Digital Basic T	21	0		``	,	s = Bank 0, 34	,		
Digital Basic T		0		· ·		s = Bank 0, 35	,		
Digital Basic T	••	•		•		s = Bank 0, 36	,		
Digital Commu	21		0	<b>`</b>	,	s = Bank 0, 38	,		
Digital Commu	••		•	•		s = Bank 0, 39	,		
Digital Commu	21		0	<b>`</b>	,	s = Bank 0, 3A	,		
Digital Commu						s = Bank 0, 30			
Digital Commu	••		•	•		s = Bank 0, 30	,		
Digital Commu	unications Typ	e A Block 07 [	Data Register 2	2 (DCA0	7DR2, Addres	s = Bank 0, 3E	=h)		

Function	DR0	R/W	DR1	R/W	DR2	R/W
Timer	Count	R*	Period Value	W	Capture Value	RW
Counter	Count	R*	Period Value	W	Compare Value	RW
CRC	Current Value/CRC Residue	R*	Polynomial Mask Value	W	Seed Value	RW
PRS	Current Value	R*	Polynomial Mask Value	W	Seed Value	RW
Dead Band	Count	R*	Period Value	W	Not Used	RW
UART	Shifter	NA	TX Data Register	W	RX Data Register	R
SPI	Shifter	NA	TX Data Register	W	RX Data Register	R

R\* = Each time the register is read, its value is written to the DR2 register

#### 8.2.3.2 Digital Basic Type A/Communications Type A Block xx Control Register 0

Bit #	7	6	5	4	3	2	1	0	
POR	0	0	0	0	0	0	0	0	
Read/Write	VF*								
Bit Name	Data [7]	Data [6]	Data [5]	Data [4]	Data [3]	Data [2]	Data [1]	Data [0]	
Bit NameData [7]Data [6]Data [5]Data [4]Data [3]Data [2]Data [1]Data [0]Bit [7:0]:Data [7:0]Digital Basic Type A Block 00 Control Register 0(DBA00CR0, Address = Bank 0, 23h)* VF = Varies by functionDigital Basic Type A Block 01 Control Register 0(DBA01CR0, Address = Bank 0, 23h)* VF = Varies by functionDigital Communications Type A Block 02 Control Register 0(DCA02CR0, Address = Bank 0, 27h)Digital Communications Type A Block 03 Control Register 0(DCA03CR0, Address = Bank 0, 2Fh)Digital Basic Type A 04 Control Register 0(DBA04CR0, Address = Bank 0, 33h)Digital Basic Type A 05 Control Register 0(DBA05CR0, Address = Bank 0, 37h)Digital Communications Type A Block 06 Control Register 0(DCA06CR0, Address = Bank 0, 3Bh)Digital Communications Type A Block 07 Control Register 0(DCA07CR0, Address = Bank 0, 3Fh)									

### 8.2.3.2.1 Digital Basic Type A/Communications Type A Block xx Control Register 0 When Used as Timer, Counter, CRC, and Dead Band

Bit #	7	6	5	4	3	2	1	0
POR								0
Read/Write								RW
Bit Name	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Enable
Bit 7: Reserved Bit 6: Reserved								
Dit o. Reserved	u							
Bit 5: Reserve	d							
Bit 4: Reserve	d							
Bit 3: Reserve	d							
Bit 2: Reserve	d							
Bit 1: Reserve	d							
	Disabled Inabled							

0 0 0 0 0	Divital Desis Tyme A/Communications Tyme A Diselyny Control Desister O When Lload as LIADT Trensmitter
8/3//	Digital Basic Type A/Communications Type A Block xx Control Register 0 When Used as UART Transmitter
0.2.0.2.2	Bigital Baolo Type / Commandation Type / Colority Common Colority Colority Common Colority Co

Bit # POR	7			-	_					
DOD		6	5	4	3	2	1	0		
	0	0	0	0	0	0	0	0		
Read/Write			R	R		RW	RW	RW		
Bit Name	Reserved	Reserved	TX Complete	TX Reg Empty	Reserved	Parity Type	Parity Enable	Enable		
Bit 7: Reserved										
Bit 6: Reserved	I									
0 = In	Bit 5: <u>TX Complete</u> 0 = Indicates that if a transmission has been initiated, it is still in progress 1 = Indicates that the current transmission is complete (including framing bits)									
Bit 4: <u>TX Reg Empty</u> 0 = Indicates the TX Data register is not available to accept another byte 1 = Indicates the TX Data register is available to accept another byte (interrupt) Note that the interrupt does not occur until at least 1 byte has been previously written to the TX Reg Empty										
Bit 3: Reserved	I									
Bit 2: Parity Typ	ре									
$0 = E_{\rm V}$	ven									
1 = Oe	dd									
Bit 1: Parity En	able									
	arity Disabled									
	arity Enabled									
Bit 0: Enable										
• • •	0 = Function Disabled									
1 = Fu	1 = Function Enabled									

8.2.3.2.3	Digital Basic Type A/Communications	Type A Block xx Control Register 0 When Used as UART Receiver
-----------	-------------------------------------	---------------------------------------------------------------

Bit #	7	6	5	4	3	2	1	0	
POR	0	0	0	0	0	0	0	0	
Read/Write	R	R	R	R	R	RW	RW	RW	
Bit Name	Parity Error	Overrun	Framing Error	RX Active	RX Reg Full	Parity Type	Parity Enable	Enable	
<ul> <li>Bit 7: Parity Error <ul> <li>0 = Indicates no parity error detected in the last byte received</li> <li>1 = Indicates a parity error detected in the last byte received (reset when the register is read)</li> </ul> </li> <li>Bit 6: Overrun <ul> <li>0 = Indicates that no overrun has taken place</li> <li>1 = Indicates the RX Data was overwritten with a new byte before the previous one had been read (reset when the register is read)</li> </ul> </li> </ul>									
Bit 5: <u>Framing</u> 0 = li 1 = li	Bit 5: Framing Error 0 = Indicates correct stop bit 1 = Indicates a missing STOP bit (reset when the register is read)								
	ndicates no com		rently in progres ceived and a byt		ing received (re	set when the re	gister is read)		
	ndicates the RX		empty d into the RX Da	ata register (inte	rrupt)				
Bit 2: <u>Parity Ty</u> 0 = E 1 = C	ven								
	nable Parity Disabled Parity Enabled								
	unction Disable								

82324	Digital Basic Type A/Communications Type A Block xx Control Register 0 When Used as SPI Transceiv	er
0.2.0.2.4	Digital Dasie Type / Voonninameations Type / Dioek / Voonnion Register of When Osea as of Thanseen	

	7	6	5	4	3	2	1	0
POR			0	0	0	0	0	0
Read/Write			R	R	RW	RW	RW	RW
Bit Name	Reserved	Reserved	SPI Complete	TX Reg Empty	LSB First	Clock Phase	Clock Polarity	Enable
Bit 7: Reserve	ed							
Bit 6: Reserve	ed							
Bit 5: SPI Cor	nplete							
	ndicates the byt			ifted and the set of				
1 = 1	ndicates the cor	npletion of the t	byte has been sr	hifted out (reset wh	nen the registe	er is read)		
Bit 4: TX Reg	Empty							
				accept another by	/te			
1 = I Bit 3: LSB Fir		data register is	available to acc	ept another byte				
	SB First							
•	MSB First							
Bit 2: Clock P	haaa							
DIT Z. CIOCK P	Data changes or	leading edge a	and is latched on	trailing edge				
0 – 1								
	Data is latched c	on leading edge	and is changed	on trailing edge				
1 =		on leading edge	and is changed	on trailing edge				
1 =   Bit 1: Clock P	olarity	on leading edge	and is changed	on training edge				
1 =   Bit 1: Clock P 0 =	<b>olarity</b> Non-inverted	on leading edge	and is changed	on training edge				
1 =   Bit 1: Clock P 0 =	olarity	n leading edge	and is changed	on trailing edge				
1 =   Bit 1: Clock P 0 =   1 =   Bit 0: Enable	<b>olarity</b> Non-inverted nverted		and is changed	on trailing edge				
1 =   Bit 1: Clock P 0 =   1 =   Bit 0: Enable 0 =	<b>olarity</b> Non-inverted	sd S	and is changed	on trailing edge				

#### 8.3 Global Inputs and Outputs

Global Inputs and Outputs provide additional capability to route clock and data signals to the Digital PSoC blocks. Digital PSoC blocks are connected to the global input and output lines by configuring the PSoC block Input and Output registers (DBA00IN-DBA07IN, DBA00OU-DBA07OU). These global input and output lines form an 8-bit global input bus and an 8-bit global output bus. Four Digital PSoC blocks have access to the upper half of these buses, while the other four access the lower half, per the configuration register. These global input/output buses may be connected to the I/O pins on a per-pin basis using the pin configuration registers. This allows Digital PSoC blocks to route their inputs and outputs to pins using the global I/O buses.

#### 8.3.1 Input Assignments

PSoC block I/O Select Bits[3:0] define the use of global inputs to Digital PSoC blocks. Digital PSoC blocks may also use any of the CPU clocks as inputs or the output of the previous Digital PSoC blocks, when chaining PSoC blocks for more complex functions. The PSoC block Global Configuration Register along with the Input Assignment Register control input assignments.

#### Input Assignments

| Global        |
|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| Input [7]     | Input [6]     | Input [5]     | Input [4]     | Input [3]     | Input [2]     | Input [1]     | Input [0]     |
| Port x[7]     | Port x[6]     | Port x[5]     | Port x[4]     | Port x[3]     | Port x[2]     | Port x[1]     | Port x[0]     |
| PSoC block 04 | PSoC block 04 | PSoC block 04 | PSoC block 04 | PSoC block 00 | PSoC block 00 | PSoC block 00 | PSoC block 00 |
| PSoC block 05 | PSoC block 05 | PSoC block 05 | PSoC block 05 | PSoC block 01 | PSoC block 01 | PSoC block 01 | PSoC block 01 |
| PSoC block 06 | PSoC block 06 | PSoC block 06 | PSoC block 06 | PSoC block 02 | PSoC block 02 | PSoC block 02 | PSoC block 02 |
| PSoC block 07 | PSoC block 07 | PSoC block 07 | PSoC block 07 | PSoC block 03 | PSoC block 03 | PSoC block 03 | PSoC block 03 |



#### 8.3.2 Output Assignments

PSoC block I/O Select Bits[3:0] define the use of global outputs from Digital PSoC blocks. Digital PSoC blocks may output data to the next Digital PSoC blocks, when chaining PSoC blocks for more complex functions. The PSoC block Global Configuration Register along with the Output Assignments Register controls output assignments.

#### **Output Assignments**

Global Output [7]	Global Output [6]	Global Output [5]	Global Output [4]	Global Output [3]	Global Output [2]	Global Output [1]	Global Output [0]
Port x[7]	Port x[6]	Port x[5]	Port x[4]	Port x[3]	Port x[2]	Port x[1]	Port x[0]
PSoC block 04	PSoC block 04	PSoC block 04	PSoC block 04	PSoC block 00	PSoC block 00	PSoC block 00	PSoC block 00
PSoC block 05	PSoC block 05	PSoC block 05	PSoC block 05	PSoC block 01	PSoC block 01	PSoC block 01	PSoC block 01
PSoC block 06	PSoC block 06	PSoC block 06	PSoC block 06	PSoC block 02	PSoC block 02	PSoC block 02	PSoC block 02
PSoC block 07	PSoC block 07	PSoC block 07	PSoC block 07	PSoC block 03	PSoC block 03	PSoC block 03	PSoC block 03

#### 8.4 Potential Digital User Modules

#### 8.4.1 Timer with Optional Capture

#### 8.4.1.1 Summary

The timer function continuously measures the amount of time in "ticks" between two events, and provides a rate generator. A down counter lies at the heart of the timer functions. Rate generators divide their clock source by an integer value. Hardware or software generated events trigger capture operations that permit calculation of elapsed "ticks." Timer-configured PSoC blocks may be chained to arbitrary lengths in 8 bit increments.

#### 8.4.1.2 Registers

Data Register 1 establishes the period or integer clock division value. Data Register 0 holds the current state of the down counter. It is automatically loaded when the function is enabled and on the input clock cycle after it reaches zero, the terminal count value. When a capture event occurs, the current value of Data Register 0 is transferred to Data Register 2. A software capture event is generated by reading Data Register 0.

#### 8.4.1.3 Inputs

There are two inputs, the Source Clock and the Hardware Capture signal. The down counter is decremented on the risingedge of the Source Clock. A hardware capture event is signaled by a rising edge of the Hardware Capture signal. This is synchronized to the 24.5MHz system clock and the data is transferred to Data Register 2 on the falling edge of the System Clock. The multiplexers selecting these input sources are controlled by the PSoC block Input Register (DBA00IN-DBA07IN).

#### 8.4.1.4 Outputs

The Terminal Count signal exhibits a duty cycle that is the reciprocal of the period value contained in Data Register 1. In other words, it is high during the source clock cycle when the value in Data Register 0 is zero and low otherwise. The Terminal Count can be routed to additional analog or digital PSoC blocks or via Global Input or Global Output lines. Output options are controlled by the PSoC block Output Register (DBA00OU-DBA07OU).

#### 8.4.1.5 Interrupts

Interrupts may be generated in either of two ways. First, the PSoC block may optionally generate an interrupt on the rising edge of Terminal Count or the rising edge of a compare signal. When so configured, the comparison operator conditions the output based on the values in Data Register 2 and Data Register 0. The selection of interrupt source is determined by the MODE[0] bit of the PSoC block Function Register (DBA00FN-DBA07FN). The MODE[1] bit controls whether the comparison operation is "less than" or "less than or equal to." If capture events are disabled, Data Register 2 can be used to create a periodic interrupt with a particular offset from the terminal count.

#### 8.4.2 Counter with Optional Compare (Pulse-Width) Output

#### 8.4.2.1 Summary

Conceptually, a counter measures the number of events between "ticks," however, this distinction between counter and timer blurs because both functions provide a complete range of clock selections. The counter trades the timer's hardware capture for a clock gate or "enable" and provides a means of adjusting the duty cycle of its output so that it can double as a pulse-width modulator. A down counter lies at the heart of the counter function. Counter-configured PSoC blocks may be chained to arbitrary lengths in 8 bit increments.

#### 8.4.2.2 Registers

Data Register 0 holds the current state of the down counter and automatically loads a new value from Data Register 1 after it reaches zero, the terminal count value. In other words, Data Register 1 establishes the maximum count value or period of the counter. Reading Data Register 0 to obtain the current value of the down counter should occur only when the function is disabled. The value in Data Register 2 is compared to Data Register 1 to establish the output pulse-width (duty cycle).

#### 8.4.2.3 Inputs

There are two primary inputs, the Source Clock and the Enable signal. When the Enable signal is high, the down counter is decremented on the rising-edge of the Source Clock. The multiplexers selecting these inputs are controlled by the PSoC block Input Register (DBA00IN-DBA07IN).

#### 8.4.2.4 Outputs

The counter function drives its output signal, Compare, high on the falling edge of the Source Clock when the value in Data Register 0 is less (or less than or equal to) the value in Data Register 2. The duty cycle of the pulse-width modulator formed in this way is the ratio of Data Register 2 (or Data Register 2 minus one) to Data Register 1. The choice of compare operators is determined by the MODE[1] bit. Output options are controlled by the PSoC block Output Register (DBA00OU-DBA07OU).

#### 8.4.2.5 Interrupts

The counter generates an interrupt when the MODE[0] bit is set and the compare first becomes true, that is, as the output pulse goes high. The counter function inhibits further interrupts until after Data Register 0 reload occurs.

#### 8.4.3 Dead-Band Generator

#### 8.4.3.1 Summary

The Dead-Band function produces two output waveforms, F0 and F1, with the same frequency as the input, but "under-lapped" so they are never both high at the same time. An 8-bit down counter controls the length of the "dead time" during which both output signals are low. When the dead-band function detects a rising edge on the input waveform, the F1 output signal goes low and the counter decrements from its initial value to its terminal count. When the down counter reaches zero, the F0 output signal goes high. The process reverses on the falling edge of the input waveform so that after the same dead time, F1 goes high until the input signal transitions again. Dead-band generator PSoC blocks cannot be chained to increase the width of the down counter beyond 8 bits or 256 dead-time "ticks."

#### 8.4.3.2 Registers

Data Register 1 stores the count that controls the elapsed dead time. Data Register 0 holds the current state of the dead-time down counter. The Dead-band function loads the initial value of Data Register 0 from Data Register 1 when the function is enabled and again each time it reaches its terminal count. Data Register 2 is unused.



#### 8.4.3.3 Inputs

The "data" input controls the period and duty cycle of the dead-band generator outputs. If this signal is pulse-width modulated, the dead-band outputs will be similarly modulated. The F0 output corresponds to the duty cycle of the input (less the dead time) and F1 to the duty cycle of the inverted input (again, less the dead time). The clock input to the dead-band generator controls the rate at which the down counter is decremented. The multiplexers selecting these inputs are controlled by the PSoC block Input Register (DBA00IN-DBA07IN).

#### 8.4.3.4 Outputs

Both the F0 and F1 outputs can be driven onto the global output bus. If the next PSoC block selects "Previous PSoC block" for its input, it only "sees" the F0 output of the dead-band function.

#### 8.4.3.5 Interrupts

No interrupts are generated by the dead-band function.

#### 8.4.3.6 Constraints

The dead time must not exceed the minimum of the input signal's pulse-width high and pulse-width low time, less two CPU clocks. Dead-time equals the period of the input clock times one plus the value written to Data Register 1.

#### 8.4.4 PRS - Pseudo-Random Sequence Generator

#### 8.4.4.1 Summary

The PRS function generates an output waveform corresponding to a sequence of pseudo-random numbers. A linear-feedback shift register generates the sequence according to a user-specified polynomial. The width of the numbers in the sequence is variable and the initial value is determined by a user-defined "seed" value. PRS PSoC blocks can be chained to increase the width of the numbers and, hence, the length of the sequence. A chain of N PSoC blocks can generate numbers from 2- to 8N-bits wide and sequences of up to n<sup>8N</sup>-1 distinct values.

#### 8.4.4.2 Registers

Data Register 2 holds the "seed" value. Data Register 0 implements a linear-feedback shift register and is loaded with the seed value when the function is enabled. Data Register 1 specifies the polynomial and width of the numbers in the sequence (see "Determining the Polynomial," below).

#### 8.4.4.3 Inputs

The clock input determines the rate at which the output sequence is produced. The data input is ignored by the PRS function. The multiplexer selecting the clock input is controlled by the PSoC block Input Register (DBA00IN-DBA07IN).

#### 8.4.4.4 Outputs

The PRS function drives the output serial data stream synchronous with the input clock. The output bits are valid on the falling edge of the input clock. The output may be driven on the global output bus or to the subsequent digital PSoC block.

#### 8.4.4.5 Interrupts

The PRS function does not provide interrupts.



#### 8.4.4.6 Determining the Polynomial

A simple linear-feedback shift register, or LFSR, uses an XOR gate to "add" the values of one or more bits and feed the result back into the least-significant bit. One possible realization of a 6-bit LFSR providing a maximal sequence of 63 six-bit values is shown here:



The PRS function utilizes a different "modular" architecture with one XOR gate between each bit of the shift register. A maximal sequence equivalent to that produced by the previous realization is generated by the following modular LFSR:



Denote the first implementation as a (6, 1) LFSR, where 6 gives the length of the output codes and 1 indicates the tap which feeds the XOR gate along with the final bit. Then the modular form just shown is denoted as a [6, 5] LFSR. In general, the equivalent modular form of a simple N bit LFSR with M taps denoted by  $(N, t_1, t_2, ..., t_M)$  is given by the notation  $[N, N-t_1, N-t_2, ..., N-t_M]$ . Once the form (and thus the notation) is determined, the value of Data Register 1 is easily determined. The bit corresponding to the length and all tap bits are turned on; the others are zero. Thus, the polynomial specification for Data Register 1 to implement a [6, 5] LFSR is 00110000b, or 30h. A maximal sequence PRS for 8-bits giving 255 codes is [8, 4, 3, 2] with polynomial 10001110b or 8Eh.

#### 8.4.5 CRC - Cyclic Redundancy Check

#### 8.4.5.1 Summary

The CRC uses a shift register and XOR gates like the PRS function; however, instead of an output bit stream, the CRC function expects an input bit stream. A polynomial specification permits the length of the input sequence over which the cyclic redundancy check computes a result to be varied. CRC-configured PSoC blocks can be chained to form longer results.

REGISTERS: Data Register 0 is the shift register used in the computation. Data Register 1 holds the polynomial specification. Data Register 2 holds the latch and may be read anytime after the input bit stream is complete.

#### 8.4.5.2 Registers

The PSoC block Input Register determines the multiplexer settings for the input serial data stream and the bit clock. The data is assumed to be valid on the rising edge of the bit clock.

8.4.5.3 Outputs None (see Data Register 2).

8.4.5.4 Interrupts None.

#### 8.4.5.5 Specifying the Polynomial

Computation of an N-bit result is generally specified by a polynomial with N+1 terms, the last of which is the  $X^0$  term, where  $X^0$ =1. For example, the widely used CRC-CCIT 16-bit polynomial is  $X^{16}+X^{12}+X^5+1$ . The PSoC block CRC function assumes the presence of the  $X^0$  term so that the polynomial for an N-bit result can be expressed by an N-bit rather than N+1 bit specification. To obtain the PSoC block register specification, write an N+1 bit binary number corresponding to the full polynomial, with 1's for each term present. The CRC-CCIT polynomial would be 1000100000100001b. Simply drop the rightmost bit (the  $X^0$  term) to obtain the register specification for the PSoC block. To implement the CRC-CCIT example, two PSoC blocks must be chained together. Data Register 1 in the high-order PSoC block would take the value 10001000b (88h) and the corresponding register in the low-order PSoC block would take 0001000b (10h).

#### 8.4.6 Universal Asynchronous Receiver

#### 8.4.6.1 Summary

The Universal Asynchronous Receiver implements the input half of a basic 8-bit UART. Start and Stop bits are recognized and stripped. Parity type and parity validation are configurable features. This function requires a Digital Communications Type PSoC block and cannot be chained for longer data words.

#### 8.4.6.2 Registers

The function shifts incoming data into Data Register 0. Once complete, the byte is transferred to Data Register 2 from which it may be read. Data Register 1 is not used by this function. Control Register 0 (DBA00CR0-DBA07CR0) enables the function, provides the means to configure parity checking, and a full set of status indications. See the register definition for full details.

#### 8.4.6.3 Inputs

The serial data and clock inputs are obtained from the PSoC block input and clock multiplexers controlled by the Input Register (DBA00IN-DBA07IN). The clock signal must run 8 times faster than the input bit rate.

#### 8.4.6.4 Outputs

None (see Data Register 2, above).

#### 8.4.6.5 Interrupts

The function can be configured to generate an interrupt on receive register (Data Register 2) full.

#### 8.4.7 Universal Asynchronous Transmitter

#### 8.4.7.1 Summary

The Universal Asynchronous Transmitter implements the output half of a basic 8-bit UART. Start and Stop bits are generated. Parity bit generation and type are configurable features. This function requires a Digital Communications Type PSoC block. It cannot be chained for longer data words.

#### 8.4.7.2 Registers

When Data Register 0 is empty and a new byte has been written to Data Register 1, the function transfers the byte to Data Register 0 and shifts it out along with a start bit, possibly a parity bit and a stop bit. Data Register 2 is not used by this function. The PSoC block's Control Register 0 (DBA00CR0-DBA07CR0) configures the parity type and enable. It also provides status information to enable detection of transmission complete.



#### 8.4.7.3 Inputs

A baud-rate clock running at 8 times the desired output bit rate is selected by the clock-input multiplexer controlled by the PSoC block Input Register (DBA00IN-DBA07IN). The output of the Data Input multiplexer is ignored by this function.

#### 8.4.7.4 Outputs

The transmitter's serial data output appears at the PSoC block output and may be driven onto one of the global bus lines.

#### 8.4.7.5 Interrupts

If enabled, the function will raise an interrupt when the transmit data register (Data Register 1) is empty. This will happen immediately after the first byte is written to Data Register 1 as it is immediately transferred to Data Register 0.

#### 8.4.8 SPI Master - Serial Peripheral Interface (SPIM)

#### 8.4.8.1 Summary

The SPI Master function provides a full-duplex synchronous data transceiver that also generates a bit clock for the data. This function requires a Digital Communications Type PSoC block. It cannot be chained for longer data words.

#### 8.4.8.2 Registers

Data Register 0 provides a shift register for both incoming and outgoing data. Data Register 1 is the transmit register. When data is written to Data Register 1, it is transferred to Data Register 0. New data bits are shifted in as the transmit bits are shifted out. After the 8 bits are transmitted and received by Data Register 0, its content is transferred to Data Register 2 from which it may be read. The function's Control Register 0 (DBA00CR0-DBA07CR0) provides status information and configures the function for one of the four standard modes, which configure the interface based on clock polarity and phase with respect to data.

#### 8.4.8.3 Inputs

MISO (master-in, slave-out) is selected by the input multiplexer. The clock input multiplexer selects a clock that runs at twice the desired data rate. The SPIM function divides the input clock by 2 to obtain the 50% duty-cycle required for proper timing.

#### 8.4.8.4 Outputs

There are two outputs, both of which can be enabled onto the global output bus. The MOSI (master-out, slave-in) data line provides the output serial data. The second output is the bit-clock derived by dividing the input clock by 2 to ensure a 50% duty-cycle.

**Note**: The SPIM function does not provide the SS signal that may be used by a corresponding SPI Slave. However, this can be implemented with a GPIO pin if desired.

#### 8.4.8.5 Interrupts

When enabled, the function raises the PSoC block interrupt on transmit register (Data Register 1) empty.

#### 8.4.9 SPI Slave - Serial Peripheral Interface (SPIS)

#### 8.4.9.1 Summary

The SPI Slave function provides a full-duplex bi-directional synchronous data transceiver that requires an externally provided bit clock for the data. This function requires a Digital Communications Type PSoC block. It cannot be chained for longer data words.

#### 8.4.9.2 Registers

Data Register 0 provides a shift register for both incoming and outgoing data. Output data is written to Data Register 1. When Data Register 0 is empty, its value is updated from Data Register 2. As new data bits are shifted in, the transmit bits are shifted out. After the 8 bits are transmitted and received by Data Register 0, its content is transferred to Data Register 2 from which it may be read and Data Register 0 is marked "empty." Control Register 0 (DBA00CR0-DBA07CR0) provides status information and configures the function for one of the four standard modes, which configure the interface based on clock polarity and phase with respect to data.

#### 8.4.9.3 Inputs

The SPIS function is a bit unusual in that there are three inputs. The Input Register (DBA00IN-DBA07IN) controls the input multiplexer, which selects the MOSI data stream. It also controls the clock selection multiplexer from which the function obtains the master's bit clock. The AUX-IO bits of the Output Register (DBA00OU-DBA07OU) select the global input line from which the SS signal is obtained.

Important: The AUX Out Enable bit (bit 5) of the Output Register (DBA00OU-DBA07OU) must be set to 0 to disable it.

#### 8.4.9.4 Outputs

The function output is the MISO (master-in, slave-out) signal, which may be driven on the global output bus.

#### 8.4.9.5 Interrupts

When enabled, the function raises the PSoC block interrupt on transmit register (Data Register 1) empty.

#### 8.5 Analog PSoC Blocks

#### 8.5.1 Introduction

The analog functionality provided is as follows:

- A/D and D/A converters, programmable gain blocks, comparators, and switched capacitor filters.
- Single ended configuration is cost effective for reasonable speed / accuracy, and provides simple interface to most real-world analog inputs and outputs.
- Support is provided for sensor interfaces, audio codecs, embedded modems, and general-purpose op amp circuits.
- Flexible, System on-a-Chip programmability, providing variations in functions.
- For a given function, easily selected tradeoffs of accuracy and resolution with speed, resources (number of analog blocks), and power dissipated for that application.
- The analog section is an "Analog Computation Unit," providing programmed steering of signal flow and selecting functionality through register-based control of analog switches. It also sets coefficients in Switched Capacitor Filters and noise shaping (Delta-Sigma) modulators, as well as programs gain or attenuation settings in amplifier configurations.
- The architecture provides continuous time blocks and discrete time (Switched Capacitor) blocks. The continuous
  time blocks allow selection of precision amplifier or comparator circuitry using programmable resistors as passive
  configuration and parameter setting elements. The Switched Capacitor (SC) blocks allow configuration of DACs,
  Delta Sigma, incremental or Successive Approximation ADCs, or Switched Capacitor filters with programmable
  coefficients.

#### 8.4.10 Array of Analog PSoC Blocks

There are twelve analog PSoC blocks implemented for each of the following types; Analog Continuous Time Type A (ACAxx), Analog Switch Cap Type A (ASAxx), and Analog Switch Cap Type B (ASBxx). These blocks are arranged in an array of three rows by four columns. Each column has one of each type of PSoC block, and the individual PSoC blocks are identified by the row and column in which they reside.



There are two primary types of analog PSoC blocks. Both types contain one op-amp and one comparator but their principles of operation are quite different. Continuous-time PSoC blocks employ three configuration registers and use resistors to condition amplifier response. Switched capacitor blocks have four configuration registers operate as discrete-time sampling operators. In both types, the configuration registers are divided into distinct bit fields. Some bit fields set the PSoC block's resistor ratios or capacitor values. Others configure switches and multiplexers that form connections between internal block nodes. Additionally, a block may be connected via local interconnection resources to neighboring analog PSoC blocks, reference voltage sources, input multiplexers and output busses. Specific advantages and applications of each type are treated separately below.

#### 8.5.2 Analog Continuous Time PSoC Blocks

#### 8.5.2.1 Introduction

Supports Programmable Gain or attenuation Op Amp Circuits, (Differential Gain) Instrumentation Amplifiers (using two CT Blocks), Continuous time high frequency antialiassing filters, and modest response-time analog comparators.





#### 8.5.2.2 Local Interconnect

Analog continuous-time PSoC blocks occupy the top row, (row 0) of the analog array. Designated ACA for analog continuoustime subtype "A," each connects to its neighbors by means of three multiplexers. (Note that unlike the switched capacitor blocks, the continuous time blocks in the current family of parts only have one sub-type.) The three are the non-inverting input multiplexer, "P Mux," the inverting input multiplexer, "N Mux," and the "RB Mux" which controls the node at the bottom of the resistor string. The bit fields which control these multiplexers are named P.MUX, N.MUX, and RB.MUX, respectively. The following diagrams show how each multiplexer connects its ACA block connect to its neighbors. Each arrow points from an input source, either a PSoC block, bus or reference voltage to the block where it is used. Each arrow is labeled with the value to which the bit-field must be set to select that input source.

#### N.MUX





#### P.MUX

P (Non-inverting) Input Multiplexer Connections





**RB.MUX** 

RB Input Multiplexer Connections



#### 8.5.2.3 Registers

#### 8.5.2.3.1 Analog Continuous Time Block xx Control 0 Register

The RT.MUX bits control the connection of the two ends of the resistor string. The RT.MUX bits control the top end of the resistor string, which can either be connected to Vcc or to the op-amp output. The RB.MUX bits control the connection of the bottom end of the resistor string.

The R.MUX bits control the center tap of the resistor string. Note that only relative weighting of units is given in the table.

The Gain and Loss columns correspond to the gain or loss obtained if the RT.MUX and GAIN bits are set so that the overall amplifier provides gain or loss.

The GAIN bit controls whether the resistor string is connected around the op-amp as for gain (center tap to inverting op-amp input) or for loss (center tap to output of the block). Note that setting GAIN alone does not guarantee that you will have a gain or loss block. Routing of the other ends of the resistor determine this.



Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bit Name	R.MUX3	R.MUX2	R.MUX1	R.MUX0	GAIN	RT.MUX	RB.MUX1	RB.MUX0
Bit 3: <u>GAIN</u> Se 0 = 1 1 = 0 Bit 2: <u>RT.MUX</u> 0 = 1 1 = 1 Bit [1:0]: <u>RB.N</u> 0 = 1 1 = 1 1 = 1	$\begin{array}{c} 0 = \text{Rf } 15 = \text{Ri} \\ 0 = \text{Rf } 15 = \text{Ri} \\ 1 = \text{Rf } 14 = \text{Ri} \\ 1 = \text{Rf } 13 = \text{Ri} \\ 1 = \text{Rf } 12 = \text{Ri} \\ 1 = \text{Rf } 12 = \text{Ri} \\ 1 = \text{Rf } 10 = \text{Rf } 10 = \text{Ri} \\ 1 = \text{Rf } 09 = \text{Ri} \\ 1 = \text{Rf } 08 = \text{Ri} \\ 1 = \text{Rf } 08 = \text{Ri} \\ 0 = \text{Rf } 07 = \text{Ri} \\ 1 = \text{Rf } 06 = \text{Ri} \\ 1 = \text{Rf } 06 = \text{Ri} \\ 1 = \text{Rf } 05 = \text{Ri} \\ 1 = \text{Rf } 06 = \text{Ri} \\ 1 = \text{Rf } 07 = \text{Ri} \\ 0 = \text{Rf } 07 = \text{Ri} \\ 0 = \text{Rf } 07 = \text{Ri} \\ 1 = \text{Rf } 04 = \text{Ri} \\ 0 = \text{Rf } 03 = \text{Ri} \\ 1 = \text{Rf } 04 = \text{Ri} \\ 0 = \text{Rf } 03 = \text{Ri} \\ 1 = \text{Rf } 00 = \text{Ri} \\ 0 = \text{Rf } 00 = \text{Ri} \\ 0 = \text{Rf } 00 = \text{Ri} \\ 0 = \text{Rf } $	ding for feedback A01 ACA02 A00 ACA03 SND AGND s V <sub>ss</sub> B11 ASA12	<ul> <li>Gain 16.00</li> <li>Gain 8.000</li> <li>Gain 5.333</li> <li>Gain 4.000</li> <li>Gain 2.333</li> <li>Gain 4.000</li> <li>Gain 2.667</li> <li>Gain 2.286</li> <li>Gain 2.286</li> <li>Gain 1.778</li> <li>Gain 1.600</li> <li>Gain 1.455</li> <li>Gain 1.455</li> <li>Gain 1.455</li> <li>Gain 1.231</li> <li>Gain 1.143</li> <li>Gain 1.000</li> <li>For output tap</li> <li>Stor select</li> <li>ACA03</li> <li>ACA02 AGND</li> <li>V<sub>ss</sub></li> <li>ASB13</li> </ul>					

Analog Continuous Time Block 00 Control 0 Register (ACA00CR0, Address = Bank 0/1, 71h) Analog Continuous Time Block 01 Control 0 Register (ACA01CR0, Address = Bank 0/1, 75h) Analog Continuous Time Block 02 Control 0 Register (ACA02CR0, Address = Bank 0/1, 79h) Analog Continuous Time Block 03 Control 0 Register (ACA03CR0, Address = Bank 0/1, 7Dh)

#### 8.4.10.1.1 Analog Continuous Time Block xx Control 1 Register

The P.MUX bits control the multiplexing of inputs to the non-inverting input of the op-amp. There are physically only 7 inputs. The 8<sup>th</sup> code (111) will leave the input floating. This is not desireable, and should be avoided.

The N.MUX bits control the multiplexing of inputs to the inverting input of the op-amp. There are physically only 7 inputs. The  $8^{th}$  code (111) will leave the input floating. This is not desireable, and should be avoided.

CS controls a tri-state buffer that drives the comparator logic. If no PSoC block in the Analog column is driving the comparator bus, it will be driven low externally to the blocks.

OS controls the analog output bus. A CMOS switch connects the op-amp output to the analog bus.

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bit Name	OS	CS	N.MUX	2 N.MUX1	N.MUX0	P.MUX2	P.MUX1	P.MUX0
0 = 0	ble output to the Disable analog I Enable analog b	ous driven by t	his block	=0 S/H clock gates	to ABUS, if high	and PS=1 the a	lways on)	
0 = [	ble output to the Disable comapre Enable compare	ator bus driver	by this block					
Bit [5:3]: <u>N.MU</u>	JX [2:0] Encodi	ng for negative	e input select					
	ACA00	ACA01	ACA02	ACA03				
	D = ACA01	ACA00	ACA03	ACA02				
	1 = AGND	AGND	AGND	AGND				
	O = REFLO	REFLO	REFLO	REFLO				
-	1 = REFHI	REFHI	REFHI	REFHI				
	O = ACA00	ACA01	ACA02	ACA03				
-	1 = ASA10	ASB11	ASA12	ASB13				
	) = ASB11	ASA10	ASB13	ASA12				
111	1 = Reserved	Reserved	Reserved	Reserved				
Bit [2:01: P.MI	JX [2:0] Encodi	na for positive	input select					
	ACA00	ACA01	ACA02	ACA03				
0.00	= REFLO	ACA02	ACA01	REFLO				
0.01	1 = Port Inputs	Port Inputs	Port Inputs	Port Inputs				
	D = ACA01	ACA00	ACA03	ACA02				
	1 = AGND	AGND	AGND	AGND				
	D = ASA10	ASB11	ASA12	ASB13				
	1 = ASB11	ASA10	ASB13	ASA12				
	O = ABUSO	ABUS1	ABUS2	ABUS3				
	1 = Reserved	Reserved	Reserved	Reserved				
Analog Contin	nuous Time Bl	ock 00 Contr	ol 1 Registe	r (ACA00CR1, A	ddress = Bank	0/1 72h)		

Analog Continuous Time Block 00 Control 1 Register (ACA00CR1, Address = Bank 0/1, 72h) Analog Continuous Time Block 01 Control 1 Register (ACA01CR1, Address = Bank 0/1, 76h) Analog Continuous Time Block 02 Control 1 Register (ACA02CR1, Address = Bank 0/1, 7Ah) Analog Continuous Time Block 03 Control 1 Register (ACA03CR1, Address = Bank 0/1, 7Eh)

#### 8.5.2.3.2 Analog Continuous Time Type A Block xx Control 2 Register

PWR – encoding for selecting 1 of 4 power levels. The blocks always power up in the off state.

O.MUX – selects block bypass mode for testing and characterization purposes.

C.PHASE controls which internal clock phase the comparator data is latched on.

C.LATCH controls whether the latch is active or if it is always transparent.

COMP controls whether the compensation capacitor is switched in or not in the op-amp. By not switching in the compensation capacitance, a much faster response can be obtained if the amplifier is being used as a comparator.

POR         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	Bit #	7	6	5	4	3	2	1	0
Bit Name       C.PHASE       C.LATCH       COMP       O.MUX2       O.MUX1       O.MUX0       PWR1       PWR0         Bit 7:       C.PHASE       0 = Comparator Control latch transparent on PHI1       1 = Comparator Control latch transparent on PHI2         Bit 6:       C.LATCH       0 = Comparator Control latch transparent on PHI2         Bit 6:       C.LATCH       0 = Comparator Control latch is always transparent         1 = Comparator Control latch is active       0 = Comparator Control latch is active         Bit 5:       COMP       0 = Comparator Mode         1 = Op-amp Mode       0 = Positive Input to       ABUS0         1 0 0 = Positive Input to       ABUS0       ABUS1       ABUS2         1 0 1 = AGND to       ABUS0       ABUS1       ABUS2       ABUS3         1 1 1 = REFLH to       ABUS0       ABUS1       ABUS2       ABUS3         0 x x = All Paths Off       Bit [1:0]       Encoding for selecting 1 of 4 power levels       0 0 = Off         0 0 = Off       0 1 = Low (10 µA)       0       A       DUS2       ABUS3	POR	0	0	0	0	0	0	0	0
Bit 7: <u>C.PHASE</u> 0 = Comparator Control latch transparent on PHI1 1 = Comparator Control latch transparent on PHI2 Bit 6: <u>C.LATCH</u> 0 = Comparator Control latch is always transparent 1 = Comparator Control latch is active Bit 5: <u>COMP</u> 0 = Comparator Mode 1 = Op-amp Mode Bit [4:2]: <u>O.MUX [2:0]</u> Select block bypass mode for testing and characterization purposes <u>ACA00</u> <u>ACA01</u> <u>ACA02</u> <u>ACA03</u> 1 0 0 = Positive Input to ABUS0 ABUS1 ABUS2 ABUS3 1 0 1 = AGND to ABUS0 ABUS1 ABUS2 ABUS3 1 1 0 = REFHI to ABUS0 ABUS1 ABUS2 ABUS3 1 1 1 = REFLO to ABUS0 ABUS1 ABUS2 ABUS3 0 x x = All Paths Off Bit [1:0]: <u>PWR [1:0]</u> Encoding for selecting 1 of 4 power levels 0 0 = Off 0 1 = Low (10 μA)	Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
0 = Comparator Control latch transparent on PHI1         1 = Comparator Control latch transparent on PHI2         Bit 6: C.LATCH         0 = Comparator Control latch is always transparent         1 = Comparator Control latch is active         Bit 5: COMP         0 = Comparator Mode         1 = Op-amp Mode         Bit [4:2]: O.MUX [2:0] Select block bypass mode for testing and characterization purposes         ACA00       ACA01         ACA02       ACA03         1 0 0 = Positive Input to       ABUS0         ABUS1       ABUS2         1 1 0 = REFHI to       ABUS0         ABUS1       ABUS2         ABUS2       ABUS3         1 1 = REFLO to       ABUS0         ABUS0       ABUS1         ABUS2       ABUS3         0 x x = All Paths Off         Bit [1:0]: PWR [1:0] Encoding for selecting 1 of 4 power levels         0 0 = Off         0 1 = Low (10 µA)	Bit Name	C.PHASE	C.LATCH	COMP	O.MUX2	O.MUX1	O.MUX0	PWR1	PWR0
0 = Comparator Mode         1 = Op-amp Mode         Bit [4:2]: O.MUX [2:0] Select block bypass mode for testing and characterization purposes         ACA00       ACA01       ACA02         1 0 0 = Positive Input to       ABUS0       ABUS1       ABUS2         1 0 1 = AGND to       ABUS0       ABUS1       ABUS2         1 1 0 = REFHI to       ABUS0       ABUS1       ABUS2         1 1 1 = REFLO to       ABUS0       ABUS1       ABUS2         0 x x = All Paths Off       Bit [1:0]: PWR [1:0] Encoding for selecting 1 of 4 power levels       0 0 = Off         0 1 = Low (10 µA)       Hower levels       0 0 = Off	0 = 0 1 = 0 Bit 6: <u>C.LATCH</u> 0 = 0	Comparator Con Comparator Con <u>I</u> Comparator Con	trol latch transpa	arent on PHI2					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 = 0 1 = 0	Dp-amp Mode							
$1 0 0 = Positive Input to ABUS0 ABUS1 ABUS2 ABUS3 1 0 1 = AGND to ABUS0 ABUS1 ABUS2 ABUS3 1 1 0 = REFHI to ABUS0 ABUS1 ABUS2 ABUS3 1 1 1 = REFLO to ABUS0 ABUS1 ABUS2 ABUS3 0 x x = All Paths Off Bit [1:0]: PWR [1:0] Encoding for selecting 1 of 4 power levels 0 0 = Off 0 1 = Low (10 \muA)$	Bit [4:2]: <u>0.MU</u>	JX [2:0] Select b							
$0 = Off$ $0 = Low (10 \ \mu A)$	1 0 1 1 1 0 1 1 1	= AGND to = REFHI to = REFLO to	t to ABUS0 ABUS0 ABUS0	ABUS1 ABUS1 ABUS1	ABUS2 ABUS2 ABUS2	ABUS3 ABUS3 ABUS3			
$0.1 = Low (10 \mu A)$	Bit [1:0]: PWR	[1:0] Encoding	for selecting 1 of	of 4 power levels	6				
$1 \ 1 = \text{High}(200 \ \mu\text{A})$	0 1 = 1 0 =	= Low (10 μA) = Med (50 μA)	, c	·					

Analog Continuous Time Block 00 Control 2 Register (ACA00CR2, Address = Bank 0/1, 73h) Analog Continuous Time Block 01 Control 2 Register (ACA01CR2, Address = Bank 0/1, 77h) Analog Continuous Time Block 02 Control 2 Register (ACA02CR2, Address = Bank 0/1, 7Bh) Analog Continuous Time Block 03 Control 2 Register (ACA03CR2, Address = Bank 0/1, 7Fh)



#### 8.5.3 Analog Switch Cap Type A PSoC Blocks

#### 8.5.3.1 Introduction

SC Integrator Block A supports Delta-Sigma Succession Approximation and Incremental A/D Conversion, Capacitor DACs, and SC filters. It has three input arrays of binarily weighted switched capacitors, allowing user programmability of the capacitor weights. This provides summing capability of two (CDAC) scaled inputs, and a non-switched capacitor input. Since the input of SC Block A has this additional switched capacitor, it is configured for the input stage of such a switched capacitor biquad filter. When followed by a SC Block B Integrator, this combination of blocks can be used to provide a full Switched Capacitor Biquad.





<sup>8.5.3.2</sup> Local Interconnect

#### A.MUX



C.MUX



#### AC.MUX

The AC.MUX, as shown in Analog Switch Cap Type A Block xx Control 1 Register, controlls the input muxing for both the A and C capacitor branches. The high order bit, AC.MUX[2], selects one of two inputs for the C branch. However, when the bit is high, it also overrides the two low order bits, forcing the A and C branches to the same source. The resulting condition is used to construct lowpass biquad filters. See the individual A.MUX and C.MUX diagrams.

**B.MUX** 

**B** Input Multiplexer Connections



#### 8.5.3.3 Registers

#### 8.5.3.3.1 Analog Switch Cap Type A Block xx Control 0 Register

F.CAP controls the size of the switched feedback capacitor in the integrator.

PHASE controls the internal clock phasing relative to the input clock phasing. PHASE affects the output of the analog column bus which is controlled by the OS bit in Control 2 Register (ASA10CR2, ASA12CR2, ASA21CR2, ASA23CR2).

A.SIGN controls the switch phasing of the switches on the bottom plate of the A.CAP capacitor. The bottom plate samples the input or the reference.

The A.CAP bits set the value of the capacitor in the A path.

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bit Name	F.CAP	PHASE	A.SIGN	A.CAP4	A.CAP3	A.CAP2	A.CAP1	A.CAP0
0 = 10 1 = 32 it 6: <u>PHASE</u> C colum PHI2, and it opera Follov	6 capacitor unit 2 capacitor unit 2 capacitor unit 2 capacitor unit 2 capacitor unit 2 capacitor unit 2 capacitor unit 3 capa	s ect, will invert cl rive the output b floats at the las apacitance. This set state for PHI ceptions: 1) If th	ocks internal to us, the connect t voltage to whit design prevent 1 and settling to e PHASE bit in	the blocks. Duri ion is only made ch it was driven) s the output bus o the valid state CR0 (for the SC	for the last half This forms a s from being peri during PHI2) block in question	f of PHI2 (during ample and hold turbed by the int on) is set to one	PHI1 and for the operation using ermediate state , then the output	the first half of the output bu s of the SC t is enabled fo
disab of the		nns and all enab HI2s		t 6 of the Analog SC blocks are co				
1 = Ir	iternal PHI1 = E	External PHI2						
it 5: <u>A.SIGN</u>								
0 = In				t sampled on int t sampled on int				
000 001 001 001 001 010 010 010 010 010	1 0 = 2 Capaci 1 1 = 3 Capaci 0 0 = 4 Capaci 0 0 = 4 Capaci 0 0 = 6 Capaci 1 0 = 6 Capaci 1 0 = 6 Capaci 1 0 = 17 Capaci 0 0 = 8 Capaci 1 0 = 10 Capaci 1 0 = 10 Capaci 1 0 = 10 Capaci 1 0 = 10 Capaci 0 0 = 12 Capaci 0 0 = 12 Capaci 0 0 = 12 Capaci 0 0 = 14 Capaci 1 0 = 14 Capaci 0 0 = 16 Capaci 0 1 = 17 Capaci 0 0 = 18 Capaci 0 0 = 20 Capaci 1 0 = 22 Capaci 1 0 = 22 Capaci 1 0 = 22 Capaci 1 0 = 25 Capaci 1 0 = 26 Capaci 1 0 = 26 Capaci 1 0 = 28 Capaci 0 0 = 30 Capaci	tor units in array tor units in array	у у у у у у у у у у у у у у у у у у					

Analog Switch Cap Type A Block 10 Control 0 Register (ASA10CR0, Address = Bank 0/1, 80h) Analog Switch Cap Type A Block 12 Control 0 Register (ASA12CR0, Address = Bank 0/1, 88h) Analog Switch Cap Type A Block 21 Control 0 Register (ASA21CR0, Address = Bank 0/1, 94h) Analog Switch Cap Type A Block 23 Control 0 Register (ASA23CR0, Address = Bank 0/1, 9Ch)

#### 8.5.3.3.2 Analog Switch Cap Type A Block xx Control 1 Register

AC.MUX controlls the input muxing for both the A and C capacitor branches. The high order bit, AC.MUX[2], selects one of two inputs for the C branch. However, when the bit is high, it also overrides the two low order bits, forcing the A and C branches to the same source. The resulting condition is used to construct lowpass biquad filters.

The B.CAP bits set the value of the capacitor in the B path.

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bit Name	AC.MUX2	AC.MUX1	AC.MUX0	B.CAP4	B.CAP3	B.CAP2	B.CAP1	B.CAP0

Bit [7:5] AC.MUX [2:0] Encoding for selecting A and C inputs

AS	6A10		A21	AS	A12	AS	A23
	C Inputs		C Inputs		C Inputs	A Inputs	
$0 \ 0 \ 0 = ACA00$	ACA00	ASB11	ASB11	ACA02	ACA02	ASB13	ASB13
0 0 1 = ASB11	ACA00	ASB20	ASB11	ASB13	ACA02	ASB22	ASB13
0 1 0 = REFHI	ACA00	REFHI	ASB11	REFHI	ACA02	REFHI	ASB13
0 1 1 = ASB20	ACA00	V <sub>temp</sub>	ASB11	ASB22	ACA02	A <sub>out</sub> 3	ASA12
1 0 0 = ACA01	ACA01	ASA10	ASA10	ACA03	ACA03	ASA12	ASA12
1 0 1 = ACA01	ACA01	ASA10	ASA10	ACA03	ACA03	ASA12	ASA12
1 1 0 = ACA01	ACA01	ASA10	ASA10	ACA03	ACA03	ASA12	ASA12
1 1 1 = ACA01	ACA01	ASA10	ASA10	ACA03	ACA03	ASA12	ASA12
Bit [4:0]: B.CAP [4:0] Bina	arv encodina	for 32 poss	sible capacit	or sizes			
00000 = 0 Cap							
0 0 0 0 1 = 1 Car							
$0\ 0\ 0\ 1\ 0 = 2\ Cap$							
0 0 0 1 1 = 3 Car							
$0\ 0\ 1\ 0\ 0 = 4\ Car$	pacitor units	in array					
0 0 1 0 1 = 5 Car	pacitor units	in array					
0 0 1 1 0 = 6 Cap	pacitor units	in array					
0 0 1 1 1 = 7 Cap							
0 1 0 0 0 = 8 Cap							
0 1 0 0 1 = 9 Cap							
0 1 0 1 0 = 10 Ca							
0 1 0 1 1 = 11 Ca							
0 1 1 0 0 = 12 Ca							
0 1 1 0 1 = 13 Ca	•						
0 1 1 1 0 = 14 Ca							
0 1 1 1 1 = 15 Ca							
10000 = 16 Ca							
10001 = 17 Ca	•						
$1 \ 0 \ 0 \ 1 \ 0 = 18 \ Ca$ $1 \ 0 \ 0 \ 1 \ 1 = 19 \ Ca$							
10011 = 19Ca 10100 = 20Ca		,					
10100 = 20 Ca 10101 = 21 Ca							
10101 = 21  Ca 10110 = 22  Ca							
1 0 1 1 0 = 22 Ca							
1 1 0 0 0 = 24 Ca							
1 1 0 0 1 = 25 Ca							
1 1010 = 26 Ca							
1 1 0 1 1 = 27 Ca							
1 1 1 0 0 = 28 Ca							
1 1 1 0 1 = 29 Ca							
1 1 1 1 0 = 30  Ca							
1 1 1 1 1 = 31 Ca							
	•						
Analan Cuitah Can Tuna			-				(1 01h)

Analog Switch Cap Type A Block 10 Control 1 Register (ASA10CR1, Address = Bank 0/1, 81h) Analog Switch Cap Type A Block 12 Control 1 Register (ASA12CR1, Address = Bank 0/1, 89h) Analog Switch Cap Type A Block 21 Control 1 Register (ASA21CR1, Address = Bank 0/1, 95h) Analog Switch Cap Type A Block 23 Control 1 Register (ASA23CR1, Address = Bank 0/1, 9Dh)

#### 8.5.3.3.3 Analog Switch Cap Type A Block xx Control 2 Register

OS gates the output to the analog column bus. The output on the analog column bus is affected by the state of the PHASE bit in Control 0 Register (ASA10CR0, ASA12CR0, ASA21CR0, ASA23CR0). If OS is set to 0, the output to the analog column bus is tri-stated. If OS is set to 1, the signal that is output to the analog column bus is selected by the PHASE bit. If the PHASE bit is 0, the block output is gated by sampling clock on last part of PHI2. If the PHASE bit is 1, the block output continuously drives the analog column bus.

CS controls the output to the column comparator bus. Note that logic was added so that if the comparator bus is not driven by anything in the column, it is pulled low. The comparator output is evaluated on the rising edge of internal PHI1 and is latched so it is available during internal PHI2.

AZ controls the shorting of the output to the inverting input of the op-amp. When shorted, the op-amp is basically a follower. The output is the op-amp offset. By using the feedback capacitor of the integrator, the user can memorize the offset and create an offset cancellation scheme. AZ also controls a pair of switches between the A and B branches and the summing node of the op-amp. If AZ is enabled, then the pair of switches is active. AZ also affects the function of the F.SW1 bit in control word 4.

The C.CAP bits set the value of the capacitor in the C path.

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bit Name	OS	CS	AZ	C.CAP4	C.CAP3	C.CAP2	C.CAP1	C.CAP0
0 = I 1 = I (The ASA outp on la	21CR0, ASA23 but to the analog ast part of PHI2.	o analog column analog column unalog column b CR0). If OS is s column bus is s If the PHASE b	bus us is affected b et to 0, the outp selected by the it is 1, the block	ut to the analog PHASE bit. If th	column bus is t e PHASE bit is	Control 0 Regist ri-stated. If OS 0, the block out analog column b	is set to 1, the sout is gated by s	signal that is
0 = D 1 = E	ble output to the Disable output to Enable output to	comparator bus	S					
0 = S 1 = S		s not active. Inp s enabled during		s shorted to op-a Input cap branc		analog ground di	uring internal PI	II1 and to op-
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 1 0 0 1 0 0 1 0 0 1 1 1 1 1 1 1	<b>P</b> [4:0] Binary e 0 0 = 0 Capaci 0 1 = 1 Capaci 0 1 = 2 Capaci 0 1 = 3 Capaci 0 0 = 4 Capaci 0 0 = 4 Capaci 1 0 = 6 Capaci 1 0 = 6 Capaci 1 1 = 7 Capaci 0 0 = 8 Capaci 0 0 = 8 Capaci 0 1 = 9 Capaci 0 1 = 9 Capaci 0 1 = 10 Capaci 0 1 = 10 Capaci 0 1 = 10 Capaci 1 0 = 14 Capaci 0 0 = 12 Capaci 0 1 = 13 Capaci 0 0 = 16 Capaci 1 0 = 16 Capaci 0 1 = 17 Capaci 0 0 = 16 Capaci 0 1 = 21 Capaci 0 0 = 22 Capaci 1 1 = 23 Capaci 0 0 = 24 Capaci 0 0 = 28 Capaci 0 1 = 29 Capaci 1 1 = 31 Capaci 0 1 = 31 Capaci	tor units in array tor units in array	, , , , , , , , , , , , , , , , , , ,					

Analog Switch Cap Type A Block 10 Control 2 Register (ASA10CR2, Address = Bank 0/1, 82h) Analog Switch Cap Type A Block 12 Control 2 Register (ASA12CR2, Address = Bank 0/1, 8Ah) Analog Switch Cap Type A Block 21 Control 2 Register (ASA21CR2, Address = Bank 0/1, 96h) Analog Switch Cap Type A Block 23 Control 2 Register (ASA23CR2, Address = Bank 0/1, 9Eh)

#### 8.5.3.3.4 Analog Switch Cap Type A Block xx Control 3 Register

A.REF selects the reference input of the A capacitor branch.

F.SW1 is used to control a switch between in the integrator capacitor path. It connects the output of the op-amp to the integrating cap. The state of the switch is affected by the state of the AZ bit in Control 2 Register (ASA10CR2, ASA12CR2, ASA21CR2, ASA23CR2). If the F.SW1 bit is set to 0, the switch is always disabled. If the F.SW1 bit is set to 1, the state of the switch is determined by the AZ bit. If the AZ bit is 0, the switch is enabled at all times. If the AZ bit is 1, the switch is enabled only when the internal PHI2 is high.

F.SW0 is used to control a switch in the integrator capacitor path. It connects the output of the op-amp to analog ground.

B.MUX controls the muxing to the input of the B capacitor branch.

PWR – encoding for selecting 1 of 4 power levels. The block always powers up in the off state.

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bit Name	A.REF1	A.REF0	F.SW1	F.SW0	B.MUX1	B.MUX0	PWR1	PWR0
0 0 = 0 1 = 1 0 =	Analog ground REFHI input se REFLO input s	elected (This is elected (This is	eference input usually the high usually the low by the comparate	reference)				
0 = S 1 = li	Switch is disable f the F.SW1 bit	is set to 1, the s	es tate of the switc s enabled only v			f the AZ bit is 0,	the switch is er	nabled at all
0 = 5	Switch is disable	ing gated switch ed d when PHI2 is						
0 0 = 0 1 = 1 0 =	ASA10         AS           ACA00         AS           ASB11         AS           P2.1         AS	g for selecting E A21 ASA12 B11 ACA02 B20 ASB13 B22 ASB11 fGND ASB22	ASA23 ASB13 ASB22 P2.2					
0 0 = 0 1 = 1 0 =	[ <b>1:0]</b> Encoding • Off • 10 μΑ, typical • 50 μΑ, typical • 200 μΑ, typical		of 4 power level:	5				

Analog Switch Cap Type A Block 10 Control 3 Register (ASA10CR3, Address = Bank 0/1, 83h) Analog Switch Cap Type A Block 12 Control 3 Register (ASA12CR3, Address = Bank 0/1, 8Bh) Analog Switch Cap Type A Block 21 Control 3 Register (ASA21CR3, Address = Bank 0/1, 97h) Analog Switch Cap Type A Block 23 Control 3 Register (ASA23CR3, Address = Bank 0/1, 9Fh)



#### 8.5.4 Analog Switch Cap Type B PSoC Blocks

#### 8.5.4.1 Introduction

The SCB block also supports Delta-Sigma Succession Approximation and Incremental A/D Conversion, Capacitor DACs, and SC filters. It has two input arrays of switched capacitors, and a Non-Switched capacitor feedback array from the output. When preceeded by a SC Block A Integrator, the combination can be used to provide a full Switched Capacitor Biquad.



#### 8.5.4.2 Registers

#### 8.5.4.2.1 Analog Switch Cap Type B Block xx Control 0 Register

F.CAP controls the size of the switched feedback capacitor in the integrator.

PHASE controls the internal clock phasing relative to the input clock phasing. PHASE affects the output of the analog column bus which is controlled by the OS bit in Control 2 Register (ASB11CR2, ASB13CR2, ASB20CR2, ASB22CR2).

A.SIGN controls the switch phasing of the switches on the bottom plate of the A capacitor. The bottom plate samples the input or the reference.

The A.CAP bits set the value of the capacitor in the A path.

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bit Name	F.CAP	PHASE	A.SIGN	A.CAP4	A.CAP3	A.CAP2	A.CAP1	A.CAP0
POR Read/Write Bit Name Bit Name Bit 7: F.CAP B 0 = 1 1 = 3 Bit 6: PHASE colu PHI2 and oper Follo the w disat of the 0 = 1 1 = 1 Bit 5: A.SIGN 0 = 1 1 = 1 Bit 5: A.SIGN 0 = 1 1 = 1 Bit 5: A.SIGN 0 = 1 1 = 1 Colu 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0	0 RW F.CAP Bits for controllin 16 capacitor unit 32 capacitor unit 32 capacitor unit 32 capacitor unit Clock phase sel imn enabled to c 2, the output bus its associated c ration (often a re- wing are the exit whole of PHI2. 2 bled for all colune eir respective PI nternal PHI1 = E nput sampled on nput sampled on nput sampled on <b>P</b> [4:0] Binary e 0 0 0 = 0 Capaci 0 1 = 1 Capaci 0 1 = 5 Capaci 1 0 = 4 Capaci 1 0 = 10 Capaci 0 0 = 10 Capaci 0 0 = 10 Capaci 0 0 = 10 Capaci 0 0 = 12 Capaci 0 1 = 13 Capaci 1 0 = 14 Capaci 1 0 = 14 Capaci	0 RW PHASE g gated switches s s ect, will invert cl drive the output ts apacitance. This apacitance. This apacitance. This set state for PH ceptions: 1) If the bit the SHDIS sin and all enab H2s External PHI1 External PHI2 in Internal PHI2, in Internal PHI3, in In	0 RW A.SIGN S ocks internal to bus, the connect st voltage to whi s design prevent 11 and settling to e PHASE bit in 0 gnal is set in bit led outputs of S Reference Input possible capacito possible capacito	0 RW A.CAP4 the blocks. Durition is only mad ch it was driven ts the output bus o the valid state CR0 (for the SC 6 of the Analog C blocks are co	0 RW A.CAP3 ng normal opera e for the last hal ). This forms a s s from being per during PHI2) block in questic ( Column Select nnected to their ernal PHI2	0 RW A.CAP2 ation of an SC b f of PHI2 (durin- ample and hold turbed by the in on) is set to one Register, then s	0 RW A.CAP1 lock for the amp g PHI1 and for t operation using termediate state , then the outpu sample and hold	0 RW A.CAP0 blifier of a he first half of the output bus as of the SC t is enabled for t operation is

Analog Switch Cap Type B Block 11 Control 0 Register (ASB11CR0, Address = Bank 0/1, 84h) Analog Switch Cap Type B Block 13 Control 0 Register (ASB13CR0, Address = Bank 0/1, 8Ch) Analog Switch Cap Type B Block 20 Control 0 Register (ASB20CR0, Address = Bank 0/1, 90h) Analog Switch Cap Type B Block 22 Control 0 Register (ASB22CR0, Address = Bank 0/1, 98h)

#### 8.5.4.2.2 Analog Switch Cap Type B Block xx Control 1 Register

A.MUX controls the input muxing for the A capacitor branch.

The B.CAP bits set the value of the capcitor in the B path.

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
POR           Read/Write         I           Bit Name         A.I           Bit Name         A.I           it [7:5]:         A.MUX [2:0           0 0 0 = AC/         0 0 1 = AS/           0 1 0 = AS/         0 1 0 = AS/           0 1 0 = AS/         0 1 1 = AS/           1 0 0 = REI         1 0 1 = AC/           1 0 0 = REI         1 0 1 = AC/           1 1 0 = Res         1 1 1 = Res           it [4:0]:         B.CAP [4:0           0 0 0 0 0 =         0 0 0 0 0 =           0 0 0 0 1 =         0 0 0 0 1 =           0 0 0 1 0 =         0 0 1 0 =           0 0 1 0 1 =         0 0 1 0 1 =           0 0 1 0 1 =         0 1 0 0 =           0 1 0 0 0 =         0 1 0 1 =           0 1 1 0 =         0 1 1 0 =           0 1 1 0 =         1 0 0 0 =           1 0 0 0 1 =         1 0 0 0 =           0 1 0 1 =         1 0 0 1 0 =           1 0 0 1 0 =         1 0 0 1 0 =           1 0 0 1 0 =         1 0 0 1 0 =           1 0 0 1 0 =         1 0 0 1 0 =           1 0 1 0 =         1 0 1 0 =           1 0 1 0 =         1 0 1 0 =	0         RW         MUX2         Input mu         311         A01         A12         A13         A14         A01         A12         A13         A14         A01         A12         A12         A12         A12         A13         A12         A14         A00         A21         A21         A12         Binary er         0 Capacito         2 Capacito         4 Capacito         5 Capacito         4 Capacito         7 Capacito         8 Capacito         9 Capacito         10 Capacito         12 Capacito         13 Capacito         14 Capacito         15 Capacito         16 Capacito         17 Capacito         18 Capacito         19 Capacito         20 Capacito         21 Capaci         22 Capaci         23 Capaci	0 RW A.MUX1 Juxing select for ASB13 ACA03 P2.2 ASA12 ASA12 ASA23 REFHI ACA02 REFHI ACA02 Reserved Reserved	0       RW       A.MUX0       Aspace       ASA10       ASA10       ASA10       ASA21       ASA21       ASA21       ASA10       ASA21       ASA10       ASA10       ASA21       ASA10       ASA21       ASA21       ASA21       ASA21       ASA21       ASA21       ASB11       AS       Reserved       Reserved       Reserved       Reserved       Reserved       ay       ay <th>0 RW B.CAP4 nch B22 A12 A21 A21 A23 US2 FHI B13 served served</th> <th></th> <th></th> <th></th> <th></th>	0 RW B.CAP4 nch B22 A12 A21 A21 A23 US2 FHI B13 served served				

Analog Switch Cap Type B Block 11 Control 1 Register (ASB11CR1, Address = Bank 0/1, 85h) Analog Switch Cap Type B Block 13 Control 1 Register (ASB13CR1, Address = Bank 0/1, 8Dh) Analog Switch Cap Type B Block 20 Control 1 Register (ASB20CR1, Address = Bank 0/1, 91h) Analog Switch Cap Type B Block 22 Control 1 Register (ASB22CR1, Address = Bank 0/1, 99h)

#### 8.5.4.2.3 Analog Switch Cap Type B Block xx Control 2 Register

OS gates the output to the analog column bus. The output on the analog column bus is affected by the state of the PHASE bit in Control 0 Register (ASB11CR0, ASB13CR0, ASB20CR0, ASB22CR0). If OS is set to 0, the output to the analog column bus is tri-stated. If OS is set to 1, the signal that is output to the analog-column bus is selected by the PHASE bit. If the PHASE bit is 0, the block output is gated by sampling clock on last part of PHI2. If the PHASE bit is 1, the block output continuously drives the analog column bus.

CS controls the output to the column comparator bus. Note that logic was added so that if the comparator bus is not driven by anything in the column, it is pulled low. The comparator output is evaluated on the rising edge of internal PHI1 and is latched so it is available during internal PHI2.

AZ controls the shorting of the output to the inverting input of the op-amp. When shorted, the op-amp is basically a follower. The output is the op-amp offset. By using the feedback capacitor of the integrator, the user can memorize the offset and create an offset cancellation scheme. AZ also controls a pair of switches between the A and B branches and the summing node of the op-amp. If AZ is enabled, then the pair of switches is active. AZ also affects the function of the F.SW1 bit in control word 4.

The C.CAP bits set the value of the capacitor in the C path.

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bit Name	OS	CS	AZ	C.CAP4	C.CAP3	C.CAP2	C.CAP1	C.CAP0
	le output to the Disable output to		n hus					
	inable output to							
(The	output on the a	inalog column l	bus is affected b	by the state of th	e PHASE bit in (	Control 0 Regist	er (ASB11CR0,	ASB13CR0,
					, column bus is t			
					ne PHASE bit is			sampling cloc
on la	st part of PHI2.	If the PHASE	bit is 1, the bloc	k output continu	ously drives the	analog column	bus)	
Bit 6: <u>CS</u> Enabl	e output to the	comparator bu	S					
	isable output to							
1 = E	nable output to	comparator bu	IS					
		and an disk and						
Bit 5: <u>AZ</u> Bit for			put cap branche	s shorted to on	omn innut			
					thes shorted to a	analog ground d	uring internal Pl	HI1 and to on
amp i	nput during inte	ernal PHI2.	ig internal i i int	input cap brain		analog ground a		
- 1	1							
			possible capaci	tor sizes				
	0 0 = 0 Capaci							
	0 1 = 1 Capaci							
	1 0 = 2 Capaci 1 1 = 3 Capaci							
	0 = 4  Capaci							
	0.1 = 5 Capaci							
	1 0 = 6 Capaci							
	1 1 = 7 Capaci							
	0 0 = 8 Capaci							
	0 1 = 9 Capacit							
	1 0 = 10 Capace 1 1 = 11 Capace							
	0 = 12  Capac							
	0.1 = 13 Capac							
	1 0 = 14 Capac							
	1 1 = 15 Capac							
	0 0 = 16 Capac							
	0 1 = 17 Capac							
	1 0 = 18 Capace 1 1 = 19 Capace							
	0 = 20 Capac							
	0.1 = 21 Capac							
	1 0 = 22 Capac							
101	1 1 = 23 Capac	citor units in arr	ay					
110	0 0 = 24 Capac	citor units in arr	ay					
	0 1 = 25 Capac							
	10 = 26 Capac							
	1 1 = 27 Capac 0 0 = 28 Capac							
	0 0 = 28  Capac 0 1 = 29  Capac							
	1 0 = 30  Capac							
	1 = 31 Capac							
	1 1 – 01 Oapat							

Analog Switch Cap Type B Block 11 Control 2 Register (ASB11CR2, Address = Bank 0/1, 86h) Analog Switch Cap Type B Block 13 Control 2 Register (ASB13CR2, Address = Bank 0/1, 8Eh) Analog Switch Cap Type B Block 20 Control 2 Register (ASB20CR2, Address = Bank 0/1, 92h) Analog Switch Cap Type B Block 22 Control 2 Register (ASB22CR2, Address = Bank 0/1, 9Ah)
#### 8.5.4.2.4 Analog Switch Cap Type B Block xx Control 3 Register

A.REF selects the reference input of the A capacitor branch.

F.SW1 is used to control a switch between in the integrator capacitor path. It connects the output of the op-amp to the integrating cap. The state of the switch is affected by the state of the AZ bit in Control 2 Register (ASB11CR2, ASB13CR2, ASB20CR2, ASB22CR2). If the F.SW1 bit is set to 0, the switch is always disabled. If the F.SW1 bit is set to 1, the state of the switch is determined by the AZ bit. If the AZ bit is 0, the switch is enabled at all times. If the AZ bit is 1, the switch is enabled only when the internal PHI2 is high.

F.SW0 is used to control a switch in the integrator capacitor path. It connects the output of the op-amp to analog ground.

B.SW is used to control switching in the B branch. If disabled, the B capacitor branch is a continuous time branch like the C branch of the SC A Block. If enabled, then on internal PHI1, both ends of the cap are switched to analog ground. On internal PHI2, one end is switched to the B input and the other end is switched to the summing node.

B.MUX controls the muxing to the input of the B capacitor branch. The B branch can be switched or unswitched.

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bit Name	A.REF1	A.REF0	F.SW1	F.SW0	B.SW	B.MUX	PWR1	PWR0
0 0 = 0 1 = 1 0 =	Analog ground REFHI input se REFLO input s	g for selecting re is selected elected (This is of elected (This is ection is driven b	usually the high usually the low	reference)				
0 = S 1 = li	Switch is disable f the DO2 bit is :	set to 1, the stat	e of the switch i	s determined by e internal PHI2 i		e AZ bit is 0, the	e switch is enab	led at all times.
0 = 5	Switch is disable	g gated switche d d when PHI2 is						
0 = E		in branch ntinuous time pa ched with interna		g				
$0 = \overline{A}$	Encoding for sel ASB11 ASB1 ACA01 ACA0 ACA00 ACA0	3 ASB20 3 ASB10	ASB22 ASB12 ASA13					
0 0 = 0 1 = 1 0 =		for selecting 1 o	of 4 power levels	S				

Analog Switch Cap Type B Block 11 Control 3 Register (ASB11CR3, Address = Bank 0/1, 87h) Analog Switch Cap Type B Block 13 Control 3 Register (ASB13CR3, Address = Bank 0/1, 8Fh) Analog Switch Cap Type B Block 20 Control 3 Register (ASB20CR3, Address = Bank 0/1, 93h) Analog Switch Cap Type B Block 22 Control 3 Register (ASB22CR3, Address = Bank 0/1, 98h)

# 8.6 Analog Comparator Bus

# 8.6.1 Analog Comparator Control Register

The ACLKx bits return the state of the PHI1 write window, which is the first half of the high period of the PHI1 for Analog Column x. This bit, when high, represents the optimal time to write to the registers in an analog PSoC block in Analog Column x.

The COMPx bits return the state of the analog comparator bus output from the Analog Column x.

Bit #	7	6	5	4	3	2	1	0	
POR	0	0	0	0	0	0	0	0	
Read/Write	R	R	R	R	R	R	R	R	
Bit Name	ACLK3	COMP3	ACLK2	COMP2	ACLK1	COMP1	ACLK0	COMP0	
Bit 7: <u>ACLK3</u> Returns the state of PHI1 write window for Analog Column 3 Bit 6: <u>COMP3</u> Returns the state of the analog comparator bus for Analog Column 3									
Bit 5: ACLK2 Returns the state of PHI1 write window for Analog Column 2									
Bit 4: <u>COMP2</u> Returns the state of the analog comparator bus for Analog Column 2									
Bit 3: ACLK1 Returns the state of PHI1 write window for Analog Column 1									
Bit 2: COMP1 Returns the state of the analog comparator bus for Analog Column 1									
Bit 1: ACLK0 Returns the state of PHI1 write window for Analog Column 0									
Bit 0: <u>COMP0</u>	Bit 0: <u>COMP0</u> Returns the state of the analog comparator bus for Analog Column 0								
Analog Comp	arator Control	Register (CM	CR Addres	s - Bank () 6/	lb)				

Analog Comparator Control Register (CMP\_CR, Address = Bank 0, 64h)

# 8.7 Analog Synchronization

# 8.7.1 Analog Synchronization Control Register

For high precision analog operation, it may be necessary to precisely time when updated register values are available to the analog PSoC blocks. There is a window of time, which is the first half of the PHI1 active period, when it is optimal to update values in the registers. The user has the ability to determine the state of the write window by reading the ACLKx bit in the Analog Comparator Control 1 Register (CMP\_CR). If the user sets the SYNCEN bit, and a write occurs outside the write window, the CPU will be stalled until the beginning of the PHI1 write window. If the write takes place inside the PHI1 write window, it will proceed without delay.

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write								RW
Bit Name	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SYNCEN
Bit 7: Reserved	ł							
Bit 6: Reserved	ł							
Bit 5: Reserved	ł							
Bit 4: Reserved	ł							
Bit 3: Reserved	ł							
Bit 2: Reserved	ł							
Bit 1: Reserved	ł							
Bit 0: <u>SYNCEN</u>	If set to 1 by th	ne user, will stall	the CPU if a wr	rite to a register	within an analog	PSoC block ta	kes place.	
Analog Synchr	onization Cor	ntrol Register (	ASY_CR, Add	dress = Bank 0	), 65h)			



# 8.8 Analog I/O

# 8.8.1 Analog Input Muxing



# 8.8.1.1 Analog Input Select Register

This register controls the analog muxes that feed signals in from port pins into each Analog Column. Each of the Analog Columns can have up to four port pins connected to its muxed input. There are four additional analog inputs that go directly into the Switch Capacitor PSoC blocks.

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bit Name	ACI3 [1]	ACI3 [0]	ACI2 [1]	ACI2 [0]	ACI1 [1]	ACI1 [0]	ACI0 [1]	ACI0 [0]
0 1 = 1 0 =	[1:0] = Port Pin P0[0] = Port Pin P0[2] = Port Pin P0[4] = Port Pin P0[6]							
0 1 = 1 0 =	[1:0] = Port Pin P0[0] = Port Pin P0[2] = Port Pin P0[4] = Port Pin P0[6]							
0 1 = 1 0 =	[1:0] = Port Pin P0[1] = Port Pin P0[3] = Port Pin P0[5] = Port Pin P0[7]							
0 1 = 1 0 =	[1:0] = Port Pin P0[1] = Port Pin P0[3] = Port Pin P0[5] = Port Pin P0[7]							

Analog Input Select Register (AMX\_IN, Address = Bank 0, 60h)



# 8.8.2 Analog Output Buffers

The user has the option to output up to four analog signals on the pins of the device. This is done by enabling the analog output buffers associated with each Analog Column. The enable bits for the analog output buffers are contained in the Analog Output Buffer Control Register (ABF\_CR).



# 8.8.2.1 Analog Output Buffer Control Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write			W	W	W	W		W
Bit Name	Reserved	Reserved	ABUF1EN	ABUF2EN	ABUF0EN	ABUF3EN	Reserved	PWR
Bit 7: Reserve	d							
Bit 6: Reserve	d							
0 = D	<u>N</u> Enables the a disable analog o inable analog ou	utput buffer	ffer for Analog (	Column 1 (Pin P	0[5] )			
0 = D	<u>N</u> Enables the a bisable analog o nable analog ou	utput buffer	ffer for Analog (	Column 2 (Pin P	0[4] )			
0 = D	N Enables the anisable analog o nable analog o nable analog o	utput buffer	ffer for Analog (	Column 0 (Pin P	0[3] )			
0 = D	▶ Enables the a bisable analog o nable analog o	utput buffer	ffer for Analog (	Column 3 (Pin P	0[2] )			
Bit [1]: Reserv	ed Must be left	as 0						
0 = L	etermines powe ow output powe ligh output powe	r .	buffer					

Analog Output Buffer Control Register (ABF\_CR, Address = Bank 1, 62h)



# 8.9 Analog Reference and Bias Control

The references in the analog array are driven by single op-amps. A single ground referred signal is taken as the reference input and then offset with respect to analog ground. The reference can be input on a pin, it can be taken from the bandgap, or it can be set to be the supplies. A series of op-amps are used to do the level shifting and buffering for driving the array. As more loads are added on the reference lines, the response will slow down. Settling time will be roughly linear with load.

A separate bias circuit controls the 3 rows. The first row is to be controlled independently. The second and third rows have their bias control tied together.

## 8.9.1 Analog Reference Control Register

RS2 and RS1 control the muxing of the input to the reference circuit.

HBE controls the bias level. This is essentially a boost bit. There is a trade-off. At high bias levels, the op-amps swings are more limited but the op-amp can be faster. At low bias levels, wider swings (and hence lower supply voltages) are possible, but the op-amp is slower.

RP2 and RP1 control the power levels of the reference drivers. The control is similar to the power levels in the array blocks.

R32EN controls the bias circuits in rows 2 and 3 of the array.

PEN is the global power enable. When PEN is 0, it is possible to go to 0 current consumption in the array.

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bit Name	RS2	RS1	HBE	Reserved	RP1	RP0	R32EN	PE
0 1 = 1 0 = 1 1 = <b>Bit 5</b> : <u>HBE</u> Bias	Vref High = Ag Vref High = Ag Vref High = Ag Vref High = Vc	nd + Bandgap nd + P0[0] nd + P2[2] c or op-amps	Vref Low = Agr Vref Low = Agr	nd – P0[0] nd – P2[2]				
	ligh bias mode t	for analog array						
Bit 4: Reserve	a							
Bit [3:2]: <u>RP1,</u> 0 0 = 0 1 = 1 0 = 1 1 =	Off Low Medium	er level of the rel	erence drivers					
0 = R	Controls bias cire Rows 2 and 3 are Rows 2 and 3 are	e off	nd 3 of the array					
	al power enable array power is of array power is o	if .	/					

Analog Reference Control Register (ARF\_CR, Address = Bank 0, 63h)



# 8.10 Analog Modulator

The user has the capability to use switched-cap analog PSoC blocks as amplitude modulators. This is implemented by controlling the sign bit in the switched-cap A-capacitor at the carrier rate. Two dedicated routing resources bring the outputs of user-selectable muxes to Analog Columns 0 and 2. The Analog Modulator Control Register (AMD\_CR) allows the user to select the appropriate signal.

## 8.10.1 Analog Modulator Control Register

POR       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0	D:4 #	7	<b>^</b>	5	4	2	•	4	•
Read/Write         RW	Bit #	7	6	5	4	3	2	1	0
Bit Name       Reserved       Reserved       Reserved       AMOD21       AMOD20       AMOD01       AMOD00         Bit 7: Reserved       Bit 6: Reserved       Bit 5: Reserved       Bit 5: Reserved       Bit 4: Reserved       Bit 1: Reserve		0	0	÷	0	-	0	-	0
Bit 7: Reserved         Bit 6: Reserved         Bit 5: Reserved         Bit 4: Reserved         Bit [3:2]: <u>AMOD21, AMOD20</u> Selects the modulation signal for Analog Column 2         0 0 = No Modulation         0 1 = Global Output [0]         1 0 = Global Output [4]         1 1 = Digital Basic Type A Block 00         Bit [1:0]: <u>AMOD01, AMOD00</u> Selects the modulation signal for Analog Column 0	Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bit 6: Reserved         Bit 5: Reserved         Bit 4: Reserved         Bit [3:2]: <u>AMOD21, AMOD20</u> Selects the modulation signal for Analog Column 2         0 0 = No Modulation         0 1 = Global Output [0]         1 0 = Global Output [4]         1 1 = Digital Basic Type A Block 00         Bit [1:0]: <u>AMOD01, AMOD00</u> Selects the modulation signal for Analog Column 0	Bit Name	Reserved	Reserved	Reserved	Reserved	AMOD21	AMOD20	AMOD01	AMOD00
0 0 = No Modulation 0 1 = Global Output [0] 1 0 = Global Output [4] 1 1 = Digital Basic Type A Block 00 Bit [1:0]: <u>AMOD01, AMOD00</u> Selects the modulation signal for Analog Column 0	Bit 6: Reserve Bit 5: Reserve Bit 4: Reserve	ed ed ed							
	0 0 = 0 1 = 1 0 = 1 1 =	= No Modulation = Global Output = Global Output = Digital Basic T	[0] [4] ype A Block 00	-	-				
0 1 = Global Output [0] 1 0 = Global Output [4] 1 1 = Digital Basic Type A Block 00 Analog Modulator Control Register (AMD_CR, Address = Bank 1, 63h)	0 0 = 0 1 = 1 0 = 1 1 =	= No Modulation = Global Output = Global Output = Digital Basic T	[0] [4] ype A Block 00						

- 8.11 Potential Analog User Modules
- 8.11.1 Delta-Sigma A/D converters
- 8.11.2 Successive Approximation A/D converters
- 8.11.3 Incremental A/D converters
- 8.11.4 Programmable gain/loss stage
- 8.11.5 Analog comparators
- 8.11.6 Zero-crossing detectors
- 8.11.7 Filters
- 8.11.8 Amplitude modulators,
- 8.11.9 Amplitude demodulators
- 8.11.10 Sine-wave generators
- 8.11.11 Sine-wave detectors
- 8.11.12 Sideband detection
- 8.11.13 Sideband stripping
- 8.11.14 Frequency modulation
- 8.11.15 Frequency demodulation
- 8.11.16 Audio coding, audio decoding,
- 8.11.17 Audio output drive
- 8.11.18 Audio compress/expansion.

# 8.12 Temperature Sensing Capability

A temperature-sensitive voltage derived from the Band Gap sensing on the die is buffered and available as an analog input into the Analog Switchcap Type A Block 21. Temperature sensing allows protection of device operating ranges for fail-safe applications. Temperature sensing combined with a long sleep timer interval (to allow the die to approximate ambient temperature) can give an approximate ambient temperature for data acquisition and battery charging applications. The user may also calibrate out the internal temperature rise based on a known current consumption.

# 9 Special Features of the CPU

# 9.1 Multiplier / Accumulator

A fast, on-chip signed 2's complement MAC (Multiply/Accumulate) function is provided to assist the main CPU with digital signal processing applications. MAC results are available immediately after the input registers are written. The MAC function is tied directly on the internal data bus, and is mapped into the register space. The following MAC block diagram provides data flow information. The user has the choice to either cause a multiply/accumulate function to take place, or a multiply only function. The user selects which operation is performed by the choice of input register. The multiply function occurs immediately whenever the MUL\_X or the MUL\_Y multiplier input registers are written, and the result is available in the MUL\_DH and MUL\_DL multiplier result registers. The multiply/accumulate function is executed whenever there is a write to the MAC\_X or the MAC\_Y multiply/accumulate input registers, and the result is available in the ACC\_DR3, ACC\_DR2, ACC\_DR1, and ACC\_DR0 accumulator result registers. A write to MUL\_X or MAC\_X is input as the X value to both the multiply and multiply/accumulate functions. A write to the MAC\_CL0 or MAC\_CL1 registers will clear the value in the four accumulate registers.

Operation of the multiply/accumulate function relies on proper multiplicand input. The first value of each multiplicand must be placed into MUL\_X (or MUL\_Y) register to avoid causing a multiply/accumulate to occur. The second multiplicand must be placed into MAC\_Y (or MAC\_X) thereby triggering the multiply/accumulate function.

MUL\_X, MUL\_Y, MAC\_X, and MAC\_Y are 8-bit signed input registers. MUL\_DL and MUL\_DH form a 16-bit signed output. ACC\_DR0, ACC\_DR1, ACC\_DR2 and ACC\_DR3 form a 32-bit signed output.

#### Multiply/Accumulate Block Diagram



## 9.1.1.1.1 Multiply Input X Register

Bit #	7	6	5	4	3	2	1	0	
POR	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	
Name	Data [7]	Data [6]	Data [5]	Data [4]	Data [3]	Data [2]	Data [1]	Data [0]	
Bit [7:0]: Data [7:0] 8-bit data is the input value for X multiplier									

Multiply Input X Register (MUL\_X, Address = Bank 0, E8h)

## 9.1.1.1.2 Multiply Input Y Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
Bit Name	Data [7]	Data [6]	Data [5]	Data [4]	Data [3]	Data [2]	Data [1]	Data [0]

Bit [7:0]: Data [7:0] 8-bit data is the input value for Y multiplier

Multiply Input Y Register (MUL\_Y, Address = Bank 0, E9h)

## 9.1.1.1.3 Multiply Result High Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
Bit Name	Data [7]	Data [6]	Data [5]	Data [4]	Data [3]	Data [2]	Data [1]	Data [0]

Bit [7:0]: Data [7:0] 8-bit data value is the high order result of the multiply function

Multiply Result High Register (MUL\_DH, Address = Bank 0, EAh)

## 9.1.1.1.4 Multiply Result Low Register

Bit #	7	6	5	4	3	2	1	0	
POR	0	0	0	0	0	0	0	0	
Read/Write	R	R	R	R	R	R	R	R	
Bit Name         Data [7]         Data [6]         Data [5]         Data [4]         Data [3]         Data [2]         Data [1]         Data [2]									
Bit [7:0]: Data [7:0] 8-bit data value is the low order result of the multiply function									

Multiply Result Low Register (MUL\_DL, Address = Bank 0, EBh)

# 9.1.1.1.5 Accumulator Result 1 / Multiply/Accumulator Input X Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW							
Bit Name	Data [7]	Data [6]	Data [5]	Data [4]	Data [3]	Data [2]	Data [1]	Data [0]

Bit [7:0]: Data [7:0]

8-bit data value when read is the next to lowest order result of the multiply/accumulate function 8-bit data value when written is the X multiplier input to the multiply/accumulate function

Accumulator Result 1 / Multiply/Accumulator Input X Register (ACC\_DR1 / MAC\_X, Address = Bank 0, ECh)

#### 9.1.1.1.6 Accumulator Result 0 / Multiply/Accumulator Input Y Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW							
Bit Name	Data [7]	Data [6]	Data [5]	Data [4]	Data [3]	Data [2]	Data [1]	Data [0]

Bit [7:0]: Data [7:0]

8-bit data value when read is the lowest order result of the multiply/accumulate function 8-bit data value when written is the Y multiplier input to the multiply/accumulate function

Accumulator Result 0 / Multiply/Accumulator Input Y Register (ACC\_DR0 / MAC\_Y, Address = Bank 0, EDh)

## 9.1.1.1.7 Accumulator Result 3 / Multiply/Accumulator Clear 0 Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW							
Bit Name	Data [7]	Data [6]	Data [5]	Data [4]	Data [3]	Data [2]	Data [1]	Data [0]

Bit [7:0]: Data [7:0]

8-bit data value when read is the highest order result of the multiply/accumulate function Any 8-bit data value when written will cause all four Accumulator result registers to clear

Accumulator Result 3 / Multiply/Accumulator Clear 0 Register (ACC\_DR3 / MAC\_CL0, Address = Bank 0, EEh)

#### 9.1.1.1.8 Accumulator Result 2 / Multiply/Accumulator Clear 1 Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW							
Bit Name	Data [7]	Data [6]	Data [5]	Data [4]	Data [3]	Data [2]	Data [1]	Data [0]

Bit [7:0]: Data [7:0]

8-bit data value when read is next to highest order result of the multiply/accumulate function

Any 8-bit data value when written will cause all four Accumulator result registers to clear

Accumulator Result 2 / Multiply/Accumulator Clear 1 Register (ACC\_DR2 / MAC\_CL1, Address = Bank 0, EFh)



# 9.2 Decimator

The output of a  $\Delta$ - $\Sigma$  modulator is a high-speed, single bit A/D converter. A single bit A/D converter is of little use to anyone and must be converted to a lower speed multiple bit output. Converting this high-speed single bit data stream to a lower speed multiple bit data stream requires a data decimator.

A "divide by n" decimator is a digital filter that takes the single bit data at a fast rate and outputs multiple bits at one n<sup>th</sup> the speed. For a single stage  $\Delta - \Sigma$  converter, the optimal filter has a sinc<sup>2</sup> response. This filter can be implemented as a finite impulse response (FIR) filter and for a "divide by n" implementation should have the following coefficients:



This filter is implemented using a combination of hardware and software resources. Hardware is used to accumulate the highspeed in-coming data while the software is used to process the lower speed, enhanced resolution data for output.

## 9.2.1 Decimator Control Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write						RW	RW	RW
Bit Name	Reserved	Reserved	Reserved	Reserved	Reserved	Col[1]	Col[0]	EN
Bit 7: Reserve	-							
Bit 5: Reserve	d							
Bit 4: Reserve	d							
Bit 3: Reserve	d							
0 0 = 0 1 = 1 0 =	1:0] Selects ana Analog column Analog column Analog column Analog column	comparator 1 comparator 2	nparator source					
0 = D	les the decimat Decimator disabl Decimator enable	ed						

Decimator Incremental Register (DEC\_CR, Address = Bank 0, E6h)

#### 9.2.2 Decimator Data High Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW							
Bit Name	Data [7]	Data [6]	Data [5]	Data [4]	Data [3]	Data [2]	Data [1]	Data [0]

#### Bit [7:0]: Data [7:0]

8-bit data value when read is the high order byte within the 16-bit decimator data registers Any 8-bit data value when written will cause both the Decimator Data High (DEC\_DH) and Decimator Data Low (DEC\_DL) registers to be cleared

Decimator High Register (DEC\_DH / DEC\_CL, Address = Bank 0, E4h)

#### 9.2.3 Decimator Data Low Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
Bit Name	Data [7]	Data [6]	Data [5]	Data [4]	Data [3]	Data [2]	Data [1]	Data [0]
								• • • •

#### Bit [7:0]: Data [7:0]

8-bit data value when read is the low order byte within the 16 bit decimator data registers

Decimator Data Low Register (DEC\_DL, Address = Bank 0, E5h)

## 9.3 Reset

#### 9.3.1 Overview

The micro-controller supports two types of resets. When reset is initiated, all registers are restored to their default states and all interrupts are disabled.

Reset Types: Power On Reset (POR), External Reset (Xres), and Watchdog Reset (WDR).

The occurrence of a reset is recorded in the Status and Control Register (CPU\_SCR). Bits within this register record the occurrence of POR and WDR Reset respectively. The firmware can interrogate these bits to determine the cause of a reset.

The micro-controller resumes execution from ROM address 0x0000 after a reset. The internal clocking mode is active after a reset, until changed by user firmware. In addition, the Sleep / Watchdog Timer is reset to its minimum interval count.

**Important**: The CPU clock defaults to divide by 8 mode at POR to guarantee operation at the low Vcc that is present during the supply ramp.

#### 9.3.2 Processor Status and Control Register

POR       0       0       0       0       0       0       0       0         Read/Write         R/C*       R/V*       RW         RW         Bit Name       Reserved       Reserved       WDRS       PORS       Sleep       Reserved       Reserved       Stop         Bit 7: Reserved       Reserved       WDRS       PORS       Sleep       Reserved       Reserved       Stop         Bit 5: WDRS       WDRS is set by the CPU to indicate that a Watch Dog Reset event has occurred. The user can read this bit to determine the ty of reset that has occurred. The user cannot set this bit, but can clear it 0 = No WDRS       1 = Power On Reset Event         Bit 4: PORS       PORS is set by the CPU to indicate that a Power On Reset event has occurred. The user can read this bit to determine the type reset that has occurred. The user cannot set this bit, but can clear it 0 = No POR event has taken place       1 = A POR event has taken place         1 = A POR event has taken place       1 = A POR event has taken place (Note that WDRS events will not take place until this bit is cleared)         Bit 3: Sleep       Set by the user to enable the CPU sleep state. The CPU will remain in sleep mode until any interrupt has taken place	<b>DOD</b>	7	6	5	4	3	2	1	0
Bit Name       Reserved       Reserved       WDRS       PORS       Sleep       Reserved       Stop         Bit 7: Reserved       Bit 6: Reserved       Bit 5: WDRS       WDRS is set by the CPU to indicate that a Watch Dog Reset event has occurred. The user can read this bit to determine the ty of reset that has occurred. The user cannot set this bit, but can clear it 0 = No WDRS 1 = Power On Reset Event       Bit 4: PORS         Bit 4: PORS       PORS is set by the CPU to indicate that a Power On Reset event has occurred. The user can read this bit to determine the type reset that has occurred. The user cannot set this bit, but can clear it 0 = No PORS is set by the CPU to indicate that a Power On Reset event has occurred. The user can read this bit to determine the type reset that has occurred. The user cannot set this bit, but can clear it 0 = No POR event has taken place       0 = No POR event has taken place         1 = A POR event has taken place       1 = A POR event has taken place (Note that WDRS events will not take place until this bit is cleared)         Bit 3: Sleep Set by the user to enable the CPU sleep state. The CPU will remain in sleep mode until any interrupt has taken place	POR	0	0	0	0	0	0	0	0
<ul> <li>Bit 7: Reserved</li> <li>Bit 5: WDRS <ul> <li>WDRS is set by the CPU to indicate that a Watch Dog Reset event has occurred. The user can read this bit to determine the ty of reset that has occurred. The user cannot set this bit, but can clear it</li> <li>0 = No WDRS</li> <li>1 = Power On Reset Event</li> </ul> </li> <li>Bit 4: PORS <ul> <li>PORS is set by the CPU to indicate that a Power On Reset event has occurred. The user can read this bit to determine the type reset that has occurred. The user cannot set this bit, but can clear it</li> <li>0 = No WDRS</li> <li>1 = Power On Reset Event</li> </ul> </li> <li>Bit 4: PORS <ul> <li>PORS is set by the CPU to indicate that a Power On Reset event has occurred. The user can read this bit to determine the type reset that has occurred. The user cannot set this bit, but can clear it</li> <li>0 = No POR event has taken place</li> <li>1 = A POR event has taken place (Note that WDRS events will not take place until this bit is cleared)</li> </ul> </li> <li>Bit 3: Sleep Set by the user to enable the CPU sleep state. The CPU will remain in sleep mode until any interrupt has taken place</li> </ul>	Read/Write			R/C*	R/C*	RW			RW
<ul> <li>Bit 6: Reserved</li> <li>Bit 5: WDRS <ul> <li>WDRS is set by the CPU to indicate that a Watch Dog Reset event has occurred. The user can read this bit to determine the ty of reset that has occurred. The user cannot set this bit, but can clear it</li> <li>0 = No WDRS</li> <li>1 = Power On Reset Event</li> </ul> </li> <li>Bit 4: PORS <ul> <li>PORS is set by the CPU to indicate that a Power On Reset event has occurred. The user can read this bit to determine the type reset that has occurred. The user cannot set this bit, but can clear it</li> <li>0 = No WDRS</li> <li>1 = Power On Reset Event</li> </ul> </li> <li>Bit 4: PORS <ul> <li>PORS is set by the CPU to indicate that a Power On Reset event has occurred. The user can read this bit to determine the type reset that has occurred. The user cannot set this bit, but can clear it</li> <li>0 = No POR event has taken place</li> <li>1 = A POR event has taken place (Note that WDRS events will not take place until this bit is cleared)</li> </ul> </li> <li>Bit 3: Sleep Set by the user to enable the CPU sleep state. The CPU will remain in sleep mode until any interrupt has taken place</li> </ul>	Bit Name	Reserved	Reserved	WDRS	PORS	Sleep	Reserved	Reserved	Stop
<ul> <li>Bit 5: WDRS <ul> <li>WDRS is set by the CPU to indicate that a Watch Dog Reset event has occurred. The user can read this bit to determine the ty of reset that has occurred. The user cannot set this bit, but can clear it</li> <li>0 = No WDRS</li> <li>1 = Power On Reset Event</li> </ul> </li> <li>Bit 4: PORS <ul> <li>PORS is set by the CPU to indicate that a Power On Reset event has occurred. The user can read this bit to determine the type reset that has occurred. The user cannot set this bit, but can clear it</li> <li>0 = No PORS is set by the CPU to indicate that a Power On Reset event has occurred. The user can read this bit to determine the type reset that has occurred. The user cannot set this bit, but can clear it</li> <li>0 = No POR event has taken place</li> <li>1 = A POR event has taken place (Note that WDRS events will not take place until this bit is cleared)</li> </ul> </li> <li>Bit 3: Sleep Set by the user to enable the CPU sleep state. The CPU will remain in sleep mode until any interrupt has taken place</li> </ul>									
<ul> <li>WDRS is set by the CPU to indicate that a Watch Dog Reset event has occurred. The user can read this bit to determine the type of reset that has occurred. The user cannot set this bit, but can clear it</li> <li>0 = No WDRS</li> <li>1 = Power On Reset Event</li> </ul> Bit 4: PORS PORS is set by the CPU to indicate that a Power On Reset event has occurred. The user can read this bit to determine the type reset that has occurred. The user cannot set this bit, but can clear it 0 = No POR vent has taken place 1 = A POR event has taken place (Note that WDRS events will not take place until this bit is cleared) Bit 3: Sleep Set by the user to enable the CPU sleep state. The CPU will remain in sleep mode until any interrupt has taken place	Sit 6: Reserve	ed							
<ul> <li>WDRS is set by the CPU to indicate that a Watch Dog Reset event has occurred. The user can read this bit to determine the type of reset that has occurred. The user cannot set this bit, but can clear it 0 = No WDRS <ol> <li>Power On Reset Event</li> </ol> </li> <li>Bit 4: PORS PORS is set by the CPU to indicate that a Power On Reset event has occurred. The user can read this bit to determine the type reset that has occurred. The user cannot set this bit, but can clear it <ul> <li>No PORS is set by the CPU to indicate that a Power On Reset event has occurred. The user can read this bit to determine the type reset that has occurred. The user cannot set this bit, but can clear it <ul> <li>No POR event has taken place</li> <li>A POR event has taken place (Note that WDRS events will not take place until this bit is cleared)</li> </ul> </li> <li>Bit 3: Sleep Set by the user to enable the CPU sleep state. The CPU will remain in sleep mode until any interrupt has taken place</li> </ul></li></ul>									
	of re 0 = 1 1 = 1 Bit 4: PORS POF rese 0 = 1	eset that has occ No WDRS Power On Reset RS is set by the 0 t that has occurr No POR event has	urred. The user Event CPU to indicate ed. The user ca as taken place	cannot set this that a Power Or nnot set this bit	bit, but can clea n Reset event ha , but can clear it	r it is occurred. Th	e user can read	this bit to determ	
	Bit 3: Sleep S 0 = 1 1 = 3	et by the user to Normal operatior Sleep	enable the CPL		ne CPU will rema			rupt has taken p	lace
Bit 2: Reserved	Bit 3: Sleep S 0 = 1 1 = 3	et by the user to Normal operatior Sleep	enable the CPL		ne CPU will rema			rupt has taken p	lace
Bit 1: Reserved Bit 1: Reserved	Bit 3: Sleep S 0 = 1 1 = 5 Bit 2: Reserve	et by the user to Normal operatior Sleep 2d	enable the CPL		ne CPU will rema			rupt has taken p	lace

## 9.3.3 Power On Reset (POR)

Power On Reset (POR) occurs every time the power to the device is switched on; POR is released when the supply is 2.2V +/-10% for the upward supply transition. Bit 4 of the Control and Status Register (CPU\_SCR) is set to record this event (the register contents are set to 00010001 by the POR). After a POR, the microprocessor is suspended for 64mS. This provides time for the Vcc supply to stabilize after the POR trip, before CPU operation begins. If the Vcc voltage drops below the POR downward supply trip point (2V +/-10%, 200mV of hysteresis between upward and downward transitions), POR is reasserted.

Important: The PORS status bit is set at POR and can only be cleared by the user, and cannot be set by firmware.

# 9.3.4 External Reset (X<sub>res</sub>)

Pulling the  $X_{res}$  pin high for a minimum of 1 mS forces the microcontroller to perform a Power On Reset (POR). Engineering sample parts requires that  $X_{res}$  be tied to ground through a 330-1 K $\Omega$  register.



#### 9.3.5 Watchdog Timer Reset (WDR)

The user has the option to enable the WDR. The WDR is enabled by clearing the PORS bit. Once the PORS bit is cleared, the Watch Dog Timer cannot be disabled. The only exception to this is if a POR event takes place, which will disable the WDR.

The sleep timer is used to generate the sleep time period and the watchdog time period.

The sleep timer divides down the **32K** system clock, and thereby produces the sleep time period. The user can program the sleep time period to be one of 4 multiples of the period of the **32K** clock. When it overflows, an interrupt to the Sleep Timer Interrupt Vector will be generated.

The Watch Dog Timer period is automatically set to be 3 times the sleep timer period. When this timer overflows, a WDR is generated.

The user can either clear the WDT, or the WDT and the Sleep Timer. Whenever the user writes to the Reset WDT Register (RES\_WDT), the WDT will be cleared. If the data that is written is the hex value 38H, the Sleep Timer will also be cleared at the same time.

This timer chain is also used to time the startup for the external 32kHz crystal oscillator. When selecting the external 32kHz oscillator, a value of 1 second must be selected as the sleep interval. When the sleep interrupt occurs, the 32kHz oscillator source will switch from internal to the crystal. The device does not have to be put into sleep for this event to occur. Note that if too short of a sleep interval is given, the crystal oscillator will not be stable prior to switch over and the results will be unpredictable.

#### 9.3.6 Reset WDT Register

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	0	0	0	0	0
Read/Write	RW							
Bit Name	Data [7]	Data [6]	Data [5]	Data [4]	Data [3]	Data [2]	Data [1]	Data [0]

Bit [7:0]: Data [7:0] Any write to this register will clear the Watch Dog Timer, a write of 38H will also clear the Sleep Timer as well.

Reset WDT Register (RES\_WDT, Address = Bank 0, E3h)

# 9.4 Sleep States

There are three sleep states that can be used to lower the overall power consumption on the device. The three states are CPU Sleep, Analog Sleep, and Full Sleep.

The CPU can only be put to sleep by the firmware. This is accomplished by setting the Sleep Bit in the Status and Control Register (CPU\_SCR). This stops the CPU from executing instructions, and the CPU will remain asleep until an interrupt occurs, or there is a reset event (either a Power On Reset, or a Watch Dog Timer Reset). While in the CPU Sleep state, allclocking signals derived from the Internal Main Oscillator are inactivated, including the **48M**, **24M**, **24V1**, and **24V2** system clocking signals. The Internal Low Speed Oscillator will continue to operate during the CPU Sleep state. The function of any Analog or Digital PSoC block that clocked from these system-clocking signals will stop during the CPU Sleep state.

The user can also put all the Analog PSoC block circuits to sleep. This is accomplished by resetting the Power Enable bit in the Reference Control Register Two (REF\_CR2), which overrides the individual enable bits within each Analog PSoC block. Setting the Power Enable bit will restore the function to those Analog PSoC blocks that were previously in use. The user should take into account the required setting time after an Analog PSoC block is enabled before it will provide the maximum precision.

For greatest power savings, the user should put the device in the Full Sleep state. This is accomplished by first transitioning to the Analog Sleep state, and then to the Full Sleep state. The CPU will be stopped at this point, and either an interrupt or reset event is required to transition back to the Analog Sleep state.



The Voltage Reference and Supply Voltage Monitor drop into (fully functional) power-reduced states. All interrupts remain active. The Internal Low Speed Oscillator remains running (it will however drop into a less accurate, low-power state). If enabled, the External Crystal Oscillator will continue running throughout sleep (the Internal Low Speed Oscillator is disabled if the External Crystal Oscillator is selected). Only the occurrence of an interrupt will wake the part from sleep. The Run bit must be set for a part to resume out of sleep.

Any digital PSoC block that is clocked by a System Clock other than the **32K** system-clocking signal or external pins will be stopped, as these clocks do not run in sleep mode.

The Internal Main Oscillator restarts immediately on exiting sleep mode. Analog functions must be re-enabled by firmware. If the External Crystal Oscillator is used and the internal PLL is enabled, the PLL will take many cycles to change from its initial 2% accuracy to track that of the External Crystal Oscillator. If the PLL is enabled, there will be a  $30\mu$ S (one full **32K** cycle) delay hold-off time for the CPU to let the VCO and PLL stabilize. If the PLL is not enabled, the hold-off time is one half of the **32K** cycle.

The Sleep interrupt allows the microcontroller to wake-up periodically and poll system components while maintaining very low average power consumption.



#### **Three Sleep States**

## 9.5 Supply Voltage Monitor

The Supply Voltage Monitor detector generates an interrupt whenever Vcc drops below a pre-programmed value set by the Voltage Monitor Control Register (VLT\_CR). It covers two supply voltage ranges: 3.3 V +/- 5% with 4 steps and 5.0 V +/- 5% with 4 steps. The Supply Voltage Monitor will remain active when the device enters sleep mode.

9.5.1.1.1 Voltage Monitor Control	Register
-----------------------------------	----------

Bit #	7	6	5	4	3	2	1	0
POR	0	0	0	<b>4</b> 0	0	0	0	0
Read/Write	RW	RW	RW	RW	RW	RW	RW	RW
Bit Name	SMP	Reserved	Reserved	Reserved	Reserved	VM [2]	VM [1]	VM [0]
	Switch Mode Pu Switch Mode Pu	imp Enabled, de	efault)					
Bit 5: Reserve	-							
Bit 3: Reserve	d							
	ow Voltage ran ligh Voltage ran							
suppi 0 0 0 0 1 0 1 0 1 1 1 0 0 1 0 1 1 1 0	Supply voltage r           by conditions red           = 2.64         (80% o           = 2.77         (84% o           = 2.90         (88% o           = 3.04         (92% o           = 4.00         (80% o           = 4.20         (84% o	nonitor also puts quire this. f 3.3V) Trip Volt f 3.3V) Trip Volt f 3.3V) Trip Volt f 3.3V) Trip Volt f 5.0V) Trip Volt f 5.0V) Trip Volt f 5.0V) Trip Volt f 5.0V) Trip Volt	age (+/- 3.0 %) age (+/- 3.0 %)		y the flash in sta	arting its internal	l boost pumps a	t points where

Voltage Monitor Control Register (VLT\_CR, Address = Bank 1, E3h)

# 9.6 Internal Voltage Reference

An internal bandgap voltage reference source is provided on-chip. This reference is used for the Supply Voltage Monitor, and can also be accessed by the user as a reference voltage for analog operations.

# 9.6.1 Bandgap Trim Register

Bit #	7	6	5	4	3	2	1	0
POR	0							0
Read/Write		W	W	W	W	W	W	W
Bit Name	Reserved	BGT[2]	BGT[1]	BGT[0]	BGO[3]	BGO[2]	BGO[1]	BGO[0]
Bit 7: Reserved Bit [6:4]: <u>BGT [2:0]</u> Provides Temperature Curve compensation Bit [3:0]: BGO [3:0] Provides +/- 5% Offset Trim to center Vbg to 1.30V, to +/- 1% final accuracy								

Bandgap Trim Register (BDG\_TR, Address = Bank 1, EAh)



# 9.7 Switch Mode Pump

This feature is available on the CY8C26xxx versions within this family. During the time Vcc is ramping from 0 to V<sub>trip</sub> (2.2V +/-10%), IC operation is held off by the POR circuit (and the switch mode pump is forced on) pin SMP is driven to support a Switch Mode voltage pump. The pump is realized by connecting an external inductor between V<sub>bat</sub> and SMP, with an external diode pointing from SMP to the Vcc pin (which must have a bypass capacitance of at least 0.1uF connected to Vss). This circuitry will pump Vcc to 5% greater than the current Supply Voltage Monitor setting and attempt to regulate to this level. V<sub>bat</sub> values down to 0.9 V during operation are supported, but this circuitry is not guaranteed to start for battery voltages below 1.2 V. Once the IC is enabled after its power up and boot sequence, firmware can disable the SMP function by writing Voltage Monitor Control Register (VLT\_CR): bit 7 to a 1.

When the IC is put into sleep mode, the power supply pump will remain running to maintain voltage. This may result in higher than specification sleep current depending upon application. If the user desires, the pump may be disabled during precision measurements (such as A/D conversions) and then re-enabled (writing B7 to 1 and then back to 0 again). The user, however, is responsible for making the operation happen quickly enough to guarantee supply holdup (by the bypass capacitor) sufficient for continued operation.



# 9.8 Supervisor ROM / System Supervisor Call Instruction

The parts in this family have a Supervisor ROM to manage the programming, erasure, and protection of the on-chip Flash user program space. The Supervisor ROM also gives the user the capability to read the internal product ID, as well calculate checksums on blocks of the Flash memory space.

The System Supervisor Call instruction (SSC, opcode 00) provides the method for the user to access the pre-existing routines in the Supervisor ROM to implement these functions. This instruction sets the Flags Register (CPPU\_F) bit 3 to a 1 and performs an interrupt to address 0000 into the Supervisory ROM. The flag and old PC are pushed onto the Stack. The fact that the flag pushed has F[3] = 1 is irrelevant as the RETI instruction always clears F[3]. The Supervisory code at 0000 does a JACC table lookup based on the Accumulator value, which is effectively another level of instruction encoding. This service table implements the vectors to the various supervisory functions. The user must set several parameters when utilizing these functions. The parameters are written to a five-byte block near the top of RAM memory space. The highest byte address within the block is the three less than the highest address within the entire array (FCh for devices with 256 bytes and 7Ch for devices with 128 bytes). The lowest byte address within the block is the seven less than the highest address within the entire array. The following table documents each function, as well as the required parameter values:

Operation	Function	A Data					SRAM Da	ita				
			F8h	or 78h	F9h o	r 79h	FAh or	7Ah	FBh or	7Bh	FCh o	r 7Ch
			Input	Output	In	Out	In	Out	In	Out	In	Out
Reset		00	NA	*	NA	*	NA	*	NA	*	NA	*
Read Block	Move block of 64 bytes of FLASH data into SRAM	01	3Ah	0	SP+3	0	Block ID	0	Pointer	0	NA	0
Program Block	Program block of FLASH with data from SRAM	02	3Ah	0	SP+3	0	Block ID	0	Pointer	0	Clock	0
Erase Block	Erase block of FLASH	03	3Ah	0	SP+3	0	Block ID	0	Pointer	0	Clock	0
Protect Block	1	04	3Ah	0	SP+3	0	NA	0	NA	0	Clock	0
Erase All	Erase all FLASH data <sup>2</sup>	05	3Ah	0	SP+3	0	NA	0	NA	0	Clock	0
Read Product ID	Read device type code	06	3Ah	34h	SP+3	8Ch	NA	25h	NA	XXh	NA	*
Checksum	Calculate FLASH checksum for data range specified	07	3Ah	CS4	SP+3	CSL	Block Counter	*	NA	*	NA	*

Indeterminate = XXh **Returned ID information** = Block ID Number of 64-byte block within FLASH memory space = Clock CPU system clocking signal value (in MHz) x 5 = NA = Not Applicable Pointer = Address of first byte of 64-byte block within SRAM memory space

Notes:

Always uses 080h as RAM buffer

<sup>2</sup> Erase All will erase the security bits and all of the code in the FLASH

# 9.9 Flash Program Memory Protection

The user has the option to define the access to the Flash memory. A flexible system allows the user to select one of four protection modes for each 64-byte block within the Flash based on the particular application. The protection mechanism is implemented using the System Supervisor Call instruction. When this command is executed, two bits within the data programmed into the Flash will select the protection mode. The following table lists the available protection options:

Mode Bits	Mode Name	External Read	<b>External Write</b>	Internal Write
00	Unprotected	Enabled	Enabled	Enabled
01	Factory Upgrade	Disabled	Enabled	Enabled
10	Field Upgrade	Disabled	Disabled	Enabled
11	Full Protection	Disabled	Disabled	Disabled

# 9.10 Programming Requirements, Flow Chart, and Step Descriptions

## 9.10.1 Programmer Requirements

The pins in the following table are critical for the programmer:

Pin Name	Function	Programmer HW Pin Requirements
SDATA	Serial Data In/Out	Drive TTL levels, Read TTL, High-Z
SCLK	Serial Clock	Drive TTL level clock signal
Vss	Power Supply Ground Connection	Low resistance ground connection
Vcc	Power Supply Positive Voltage	0V, 2.8V, 5V, and 5.4V. 0.1V
		accuracy. 20mA current capability

#### 9.10.2 Data File Read

The user's data file should be read into the programmer. The checksum should be calculated by the programmer for each record and compared to the record checksum stored in the file for each record. If there is an error, a message should be sent to the user explaining that the file has a checksum error and the programming should not be allowed to continue.

## 9.10.3 Programmer Flow

The following sequence (with descriptions) is the main flow used to program the devices: (Note that failure at any step will result in termination of the flow and an error message to the device programmer's operator.)



#### 9.10.3.1 Verify Silicon ID

The silicon ID is read and verified against the expected value. If it is not the expected value, then the device is failed and an error message is sent to the device programmer's operator.

This test will detect a bad connection to the programmer or an incorrect device selection on the programmer. The silicon ID test is required to be first in the flow and cannot be bypassed. The sequence is as follows:

Set Vcc=0V Set SDATA=HighZ Set SCLK=VILP Set Vcc=Vccp Start the programmer's SCLK driver "free running" WAIT-AND-POLL ID-SETUP WAIT-AND-POLL READ-ID-WORD

**Notes**: See "DC Specifications" table in section 11 for value of Vccp and VILP. See "AC Specifications" table in section 11 for value of frequency for the SCLK driver (Fsclk).

9.10.3.2 Erase

The flash memory is erased. This is accomplished by the following sequence:

SET-CLK-FREQ(num\_MHz\_times\_5) ERASE WAIT-AND-POLL

Notes: Sequence is performed with Vcc=Vccp; see "DC Specifications" table in section 11 for value of Vccp.

#### 9.10.3.3 Program

The flash is programmed with the contents of the user's programming file. This is accomplished by the following sequence:

For num\_block = 0 to max\_data\_block For address =0 to 63 WRITE-BYTE(address,data): End for address loop SET-CLK-FREQ(num\_MHz\_times\_5) SET-BLOCK-NUM(num\_block) PROGRAM-BLOCK WAIT-AND-POLL End for num\_block loop

Notes: Sequence is done with Vcc=Vccp.



9.10.3.4 Verify (at Low Vcc and High Vcc)

The device data is read out to compare to the data in the user's programming file. This is accomplished by the following sequence:

For num\_block = 0 to max\_data\_block SET-BLOCK-NUM (num\_block) VERIFY-SETUP Wait & POLL the SDATA for a high to low transition For address =0 to max\_byte\_per\_block READ-BYTE(address,data) End for address loop End for num\_block loop

Notes: This should be done 2 times; once at Vcc=Vcclv and once at Vcc=Vcchv.

9.10.3.5 Set Security

The security operation protects certain blocks from being read or changed. This is done at the end of the flow so that the security does not interfere with the verify step. Security is set with the following sequence:

For address =0 to 63 WRITE-SECURITY-BYTE(address,data): End for address loop SET-CLK-FREQ(num\_MHz\_times\_5) SECURE WAIT-AND-POLL

Notes: This sequence is done at Vcc=Vccp.

9.10.3.6 Device Checksum (at Low Vcc and High Vcc)

The device checksum is retrieved from the device and compared to the "Device Checksum" from the user's file (Note that this is NOT the same thing as the "Record Checksum.") The checksum is retrieved from the device with the following sequence:

CHECKSUM-SETUP(max\_data\_block) WAIT-AND-POLL READ-CHECKSUM(data)

Notes: This should be done 2 times; once at Vcc=Vcchv and once at Vcc=Vcclv.

9.10.3.7 Power Down

The last step is to power down the device. This is accomplished by the following sequence:

Set SDATA=HighZ (float pin P1[0]) Set SCLK=0V (Vin on pin P1[1]=Vilp) Set Vcc = 0V



# 9.11 Programming Wave Forms



## Notes:

- 1 Vcc is only turned off (0V) at the very beginning and the very end of the flow not within the programming flow.
- 2 When the programmer puts the driver on SDATA in a high Z (floating) state, the SDATA pin will float to a low due to an internal device pull down circuit.
- 3 SCLK is set to VILP during the power up and power down; at other times the SCLK is "free running." The frequency of the hardware's SCLK signal must be known by the software because the value (entered in the number of MegaHertz multiplied by the number 5) must be passed into the device with the SET-CLK-FREQ() mnemonic.

# 9.12 Programming File Format

The programming file is created by PSoC<sup>™</sup> Designer, the Cypress MicroSystems development tool. This tool generates this file in a format similar to IntelHex.

The programmer should assume the data is 00 if it is not specified in the user's data file.



# **10 Development Tools**



## 10.1 Overview

The Cypress MicroSystems PSoC Designer is a Microsoft ® Windows-based, integrated development environment for the 8C2000 Programmable System-on-Chip (PSoC) devices. The PSoC Designer runs on Windows 98, Windows NT 4.0, Windows 2000, or Windows Millennium edition.

PSoC Designer helps the customer to select an operating configuration for the microcontroller, write application code that uses the microcontroller, and debug the application. This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and the CYASM macro assembler for the 8C2000 family CPUs.

PSoC Designer also supports a high-level C language compiler developed specifically for the 8C2000 PSoC family of devices.

# 10.2 Integrated Development Environment Subsystems

#### 10.2.1 Online Help System

The online help system displays online, context-sensitive help for the user. Designed for quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and FAQs to aid the designer in getting started.

#### 10.2.2 Device Editor

PSoC Designer has several main functions. The Device Editor subsystem lets the user select different onboard analog and digital component configurations for the PSoC blocks. PSoC Designer sets up power-on initialization tables for selected PSoC block configurations and creates source code for an application framework. The framework contains software to operate the selected components and, if the project uses more than one operating configuration, contains routines to switch between different sets of PSoC block configurations at runtime. PSoC Designer can print out a configuration sheet for given CSM configuration for use during application programming in conjunction with the device data sheet. Once the framework is generated, the user can add application-specific code to flesh out the framework. It's also possible to change the selected components and regenerate the framework.

#### 10.2.3 Assembler

The included CYASM macro assembler supports the M8C microcontroller instruction set and generates a load file ready for device programming or system debugging using the ICE hardware.

#### 10.2.4 C Language Software Development

A C language compiler supports the Cypress MicroSystems PSoC family devices. Even if you have never worked in the C language before, the product quickly allows you to create complete C programs for the PSoC family devices.

The embedded, optimizing C compiler provides all the features of C tailored to the PSoC architecture. It includes a built-in macro assembler allowing assembly code to be seamlessly merged with C code. The link libraries automatically use absolute addressing or can be compiled in relative mode, and linked with other software modules to get absolute addressing.

The compiler comes complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### 10.2.5 Debugger

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing the designer to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and write program and data memory, read and write I/O registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

# 10.3 Hardware Tools

### 10.3.1 In-Circuit Emulator

A low cost, high functionality ICE is available for development support. This hardware will also have the capability to program single devices.

# 11 DC and AC Characteristics

Please note that the following data specifications are preliminary.

# 11.1 Absolute Maximum Ratings

Symbol	Absolute Maximum Ratings	Minimum	Typical	Maximum	Unit
	Storage Temperature	-65		+100 <sup>1</sup>	°C
	Ambient Temperature with Power Applied	-40		+85	°C
	Supply Voltage on $V_{cc}$ Relative to $V_{ss}$	-0.5		+6.0	V
	DC Input Voltage	-0.5		+V <sub>cc</sub> +0.5	V
	DC voltage Applied to Tri-state	V <sub>ss</sub> -0.5		V <sub>cc</sub> +0.5	V
	Maximum Output Current into Port Pins		60		mA
	Power Dissipation		2		mW
	Static Discharge Voltage	>2000			V
	Latch-up Current [1]	>200			mA

Notes:

<sup>1</sup> Higher storage temperatures will degrade data retention

<sup>2</sup> Package specific

## 11.1.1 Temperature Specifications During Programming

Symbol	Temperature Specifications	Minimum	Typical	Maximum	Unit
T <sub>ap</sub>	Ambient Temperature During Programming	-40	24	+85	°C

# 11.2 DC Characteristics

## 11.2.1 DC Operating Specifications

Symbol	DC Operating Specifications	Minimum	Typical	Maximum	Unit
V <sub>cc</sub>	Supply Voltage	3.0		5.5	V
I <sub>cc</sub>	Supply Current			20 <sup>1</sup>	mA
I <sub>sb</sub>	Standby Current			5 <sup>2</sup>	μΑ
V <sub>ref</sub>	Reference Voltage	1.275		1.325	V
V <sub>il</sub>	Input Low Voltage			0.8	V
V <sub>ih</sub>	Input High Voltage	2.0			V
V <sub>h</sub>	Hysterisis Voltage	0.02		0.1	V
V <sub>ol</sub>	Output Low Voltage			V <sub>ss</sub> +0.75 <sup>3</sup>	V
V <sub>oh</sub>	Output High Voltage	V <sub>cc</sub> -1.0 <sup>4</sup>			V
V <sub>t</sub> rip	5	2.0		2.4	V
R <sub>pu</sub>	Pull Up Resistor Value	4500	5600	6900	Ω
R <sub>pd</sub>	Pull Down Resistor Value	4500	5600	6900	Ω
l <sub>il</sub>	Input Leakage	-41	0	33	nA
C <sub>in</sub>	Capacitive Load on Pins as Input	0.5	1.7	5 <sup>6</sup>	pF
Cout	Capacitive Load on Pins as Output	0.5	1.7	5	pF

#### Notes:

<sup>1</sup>0°C and V<sub>cc</sub> = 5.5V, 24.5MHz CPU, 8 Digital PSoC blocks at 48.5MHz, **no** IO sourcing current

<sup>2</sup> Without crystal oscillator (preliminary specifications)

<sup>3</sup>  $I_{sink} = 25 \text{ mA}, V_{cc} = 4.5 \text{ V} \text{ (maximum of 8 IO sinking)}$ 

 $I_{\text{source}} = 10 \text{ mA}, V_{\text{CC}} = 4.5 \text{ V} \text{ (maximum of 8 IO sourcing)}$ 

<sup>5</sup> 0 °C to 70 °C

<sup>6</sup> Package dependent



# 11.2.2 DC Analog PSoC Block Specifications

Symbol	DC Analog PSoC Block Specifications	Minimum	Typical	Maximum	Unit
	Input Offset Voltage	-15	0	15	mV
	Average Input Offset Voltage Drift			40	µV/°C
	Input Bias Current			1	nA
	Input Resistance - CT Block		100		MΩ
	Input Capacitance - CT Block		0.1	0.2	pF
	Input Resistance - SC Block (f = 0)		100		MΩ
	Effective input resistance = $1/(f \times c)$		461		KΩ
	Input Capacitance - SC Block		Variable	2	pF
	Input Voltage Range	0.5		V <sub>cc</sub> -1	V
	Large Signal Voltage Gain	5	10		V/mV
	Max Output Voltage	0		V <sub>cc</sub>	V
	Output Voltage Swing	0		V <sub>cc</sub>	V
	Output Short Circuit Current	-140			μA
	Output Current				
	Source		140		µADC
	Sink				μADC
	Amplifier-to-Amplifier Coupling				dB
	Common-Mode Voltage Range	0.5		V <sub>cc</sub> -1	VDC
	Common Mode Rejection Ratio		80		dB
	Differential Input Voltage			V <sub>cc</sub>	VDC
	Supply Voltage Rejection Ratio		80		dB
	Supply Current				
	Bias = Low		50		μA
	Bias = Medium		120		μA
	Bias = High		400		μΑ
	Resistor Unit Value	38	45	54	KΩ
	Capacitor Unit Value	60	70	80	fF
	Open Loop Gain				dB

# 11.2.3 DC Analog Input Pin with Multiplexer Specifications

Symbol	DC Analog Input Pin with Multiplexer Specifications	Minimum	Typical	Maximum	Unit
	Input Resistance	10			MΩ
	Input Capacitance	0.5	1.7	5	pF
	Bandwidth		1		MHz
	Input Voltage Range	0		V <sub>cc</sub>	V
	Input-to-Input Coupling			-60	dB

## 11.2.4 DC Analog Input Pin to Switch Cap Block Specifications

Symbol	DC Analog Input Pin to SC Block Specifications	Minimum	Typical	Maximum	Unit
	Effective input resistance = 1/(f x c)		461		KΩ
	Input Capacitance (Mostly due to package)	0.5	Variable	7	pF
	Bandwidth		1		MHz
	Input Voltage Range	0		V <sub>cc</sub>	V

# 11.2.5 DC Analog Output Buffer Specifications

Symbol	DC Analog Output Buffer Specifications	Minimum	Typical	Maximum	Unit
	Output Current				
	Source		45 <sup>1</sup>		mADC
	Sink		45 <sup>1</sup>		mADC
	Supply Current		0.5		mA
	Bandwidth		1		MHz
	Offset Voltage	-9	0	9	mV
	Output Resistance		1		Ω
	Output Voltage Swing	0.5		V <sub>cc</sub> -1	V
	Output Short Circuit Current			>100	mA
	Output Buffer Offset Voltage Temperature Drift	-1	0	+1 <sup>2</sup>	mV

#### Notes:

 $V_{cc} = 5V$ , swing around 2.5V of ± 1.3V

<sup>2</sup> Over full temperature range

#### 11.2.6 DC Switch Mode Pump Specifications

Symbol	DC Switch Mode Pump Specifications	Minimum	Typical	Maximum	Unit
	Output Voltage	3.0		4.9	V
	Output Current				
	$V_i = 1.5 V, V_o = 3.3 V$			12	mA
	$V_i = 1.5 V, V_o = 4.9 V$			7	mA
	Short Circuit Current ( $V_i = 3.3 V$ )		12		mA
	Input Voltage Range	1.0		3.3	V
	Input Current (Over Vi Range)	30		45	mA
	Startup Voltage	1.2			
	Output Voltage Tolerance (Over V <sub>i</sub> Range)		5		%V₀
	Line Regulation (Over Vi Range)		5		%V₀
	Load Regulation		5		%V₀
	Output Voltage Ripple (Depends on Capacitor)				mV <sub>pp</sub>
	Transient Response				
	50% Load Change		1		µSec
	V <sub>o</sub> Over/Undershoot		10 <sup>2</sup>		%Vo
	Efficiency	$60^{3}$		70	%
	Switching Frequency		1.3		MHz
	Switching Duty Cycle		50		%

Notes:

<sup>1</sup> Transient delay/response is proportional to capacitor size

<sup>2</sup> Larger cap reduces overshoot

<sup>3</sup> For lighter loads, efficiency increases when a larger inductor is used

# 11.2.7 DC Programming Specifications

Symbol	DC Programming Specifications	Minimum	Typical	Maximum	Unit
V <sub>ccp</sub>	V <sub>CC</sub> for Programming	3.0	5	5.5	V
V <sub>cclv</sub>	Low V <sub>cc</sub> for Verify	3.0	3.1	3.2	V
V <sub>cchv</sub>	High V <sub>cc</sub> for Verify	5.3	5.4	5.5	V
I <sub>ccp</sub>	Supply Current During Programming or Verify			20	mA
V <sub>ilp</sub>	Input Low Voltage During Programming or Verify	-0.3	0	0.8	V
Vihp	Input High Voltage During Programming or Verify	2.0	V <sub>cc</sub>	V <sub>cc</sub> +0.3	V
l <sub>ilp</sub>	Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify			0.2	mA
l <sub>ihp</sub>	Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify			1	
V <sub>olv</sub>	Output Low Voltage During Programming or Verify			V <sub>ss</sub> +0.75	V
V <sub>ohv</sub>	Output High Voltage During Programming or Verify	V <sub>cc</sub> -1.0		V <sub>cc</sub>	V
l <sub>olv</sub>	Current Sinking Capability for Output Low Voltage During Programming or Verify	10			mA
l <sub>ohv</sub>	Current Sourcing Capability for Output High Voltage During Programming or Verify	5			mA
Flash <sub>en</sub>	Flash Endurance	100,000			R/W Cycles
Flash <sub>dr</sub>	Flash Data Retention	10			Years

# **11.3 AC Characteristics**

# 11.3.1 AC Operating Specifications

Symbol	AC Operating Specifications	Minimum	Typical	Maximum	Unit
F <sub>max</sub>	Operating Frequency	50 <sup>1</sup>			MHz
F <sub>cpu</sub>	Processing Frequency				
T <sub>f</sub>	Output Fall Time	25 <sup>2</sup>		100	
Tr	Output Rise Time	25 <sup>2</sup>		100	ns
F <sub>32K</sub>	Internal Low Speed Oscillator Frequency	24 <sup>2, 3</sup>		40	kHz
F <sub>pllmin</sub>			24		MHz
T <sub>pllslew</sub>		1		10	ms
S <sub>Vdd</sub>	V <sub>dd</sub> Rise Time for Successful POR			100 4	ms
T <sub>os</sub>	Oscillator Startup Timer Period		1	15 <sup>5</sup>	S
	External Reset Pulse Width	1			μs

Notes:

 $100^{\circ}$ C and V<sub>cc</sub> = 4.5V (Digital PSoC blocks only)

 $^{2}$  V<sub>cc</sub> 4.5 to 5.5 V, 0 °C to 100 °C

<sup>3</sup> Only valid when not sleeping

<sup>4</sup> To 3.0V, assuming linear ramp

<sup>5</sup> Minimum and maximum times depend on settling precision

# 11.3.2 AC Analog PSoC Block Specifications

Symbol	AC Analog PSoC Block Specifications	Minimum	Typical	Maximum	Unit
	Transient Response				
	Rise Time				μs
	Overshoot				%
	Settling Time to 0.1%				μs
	Gain Bandwidth Product				
	Bias = Low		3.5		MHz
	Bias = Medium		9		MHz
	Bias = High		15		MHz
	Slew Rate - No load				
	Bias = Low		3.3		V/µs
	Bias = Medium		13		V/µs
	Bias = High		40		V/µs
	Equivalent Input Noise Voltage (Follower configuration neglecting flicker)		20		nV/√⁻Hz
	Equivalent Input Noise Current (MOS)		N/A		pA/√ <sup>–</sup> Hz
	Switch Capacitor Frequency	30		100	KHz

# 11.3.3 AC Programming Specifications

Symbol	AC Programming Specifications	Minimum	Typical	Maximum	Unit
T <sub>rsclk</sub>	Rise Time of SCLK	1		20	ns
T <sub>fsclk</sub>	Fall Time of SCLK	1		20	ns
T <sub>ssclk</sub>	Data Set up Time to Rising Edge of SCLK	25			ns
T <sub>hsclk</sub>	Data Hold Time from Rising Edge of SCLK	25			ns
F <sub>sclk</sub>	Frequency of SCLK	0.2		20	MHz
T <sub>eraseb</sub>	Flash Erase Time (Block)		10		ms
T <sub>erasef</sub>	Flash Erase Time (Full)		40		ms
T <sub>write</sub>	Flash Block Write Time		10		ms



# 12 Packaging Information



# 44-Lead Thin Plastic Quad Flat Pack A44



20-Pin Shrunk Small Outline Package O20





28-Lead (210-Mil) Shrunk Small Outline Package O28









# 48-Lead Shrunk Small Outline Package O48



51-85061-C





28-Lead (300-Mil) Molded DIP P21











# 8-Lead (300-Mil) Molded DIP









# 13 Ordering Guide

Ordering Code	Flash Size (KBytes)	RAM Size (Bytes)	Switch Mode Pump	Package Name	Temperature Range
CY8C25122-24PI	4KB	128	No	8 PDIP	Ind40C to +85C
CY8C26233-24PI	8KB	256	Yes	P5	Ind40C to +85C
CY8C26233-24SI	8KB	256	Yes	S5	Ind40C to +85C
CY8C26233-24PVI	8KB	256	Yes	O20	Ind40C to +85C
CY8C26443-24PI	16KB	256	Yes	P21	Ind40C to +85C
CY8C26443-24SI	16KB	256	Yes	S21	Ind40C to +85C
CY8C26443-24PVI	16KB	256	Yes	O28	Ind40C to +85C
CY8C26643-24PI	16KB	256	Yes	P25	Ind40C to +85C
CY8C26643-24PVI	16KB	256	Yes	O48	Ind40C to +85C
CY8C26643-24AI	16KB	256	Yes	A44	Ind40C to +85C

Package Name	Package Type
8 PDIP	8 Pin (300 Mil) Molded DIP
P5	20 Pin (300 Mil) Molded DIP
S5	20 Pin (300 Mil) Molded SOIC
O20	20 Pin (210 Mil) Shrunk Small Outline Package
P21	28 Pin (300 Mil) Molded DIP
S21	28 Pin (300 Mil) Molded SOIC
O28	28 Pin (210 Mil) Shrunk Small Outline Package
P25	48 Pin (600 Mil) Molded DIP
O48	48 Pin (300 Mil) Shrunk Small Outline Package
A44	44 Pin Thin Plastic Quad Flatpack

<sup>©</sup> Cypress MicroSystems, Inc. 2000-2001. The information contained herein is subject to change without notice. Cypress MicroSystems assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress MicroSystems product. Nor does it convey or imply any license under patent or other rights. Cypress MicroSystems does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress MicroSystems' products in life-support systems application implies that the manufacturer assumes all risk of such use in doing so indemnifies Cypress MicroSystems against all charges.