

PIC18FXX2/XX8

FLASH Microcontroller Programming Specification

1.0 DEVICE OVERVIEW

This document includes the programming specifications for the following devices:

- PIC18F242
- PIC18F248
- PIC18F252
- PIC18F258
- PIC18F442
- PIC18F448
- PIC18F452
- PIC18F458

2.0 PROGRAMMING OVERVIEW OF THE PIC18FXX2/XX8

The PIC18FXX2/XX8 can be programmed using the high voltage In-Circuit Serial Programming[™] (ICSP[™]) method, or the low voltage ICSP method. Both of these can be done with the device in the users' system. The low voltage ICSP method is slightly different than the high voltage method, and these differences are noted where applicable. This programming specification applies to PIC18FXX2/XX8 devices in all package types.

2.1 Hardware Requirements

In high voltage ICSP mode, the PIC18FXX2/XX8 requires two programmable power supplies: one for VDD and one for MCLR/VPP. Both supplies should have a minimum resolution of 0.25V. Refer to Section 6.0 for additional hardware parameters.

2.1.1 LOW VOLTAGE ICSP PROGRAMMING

In low voltage ICSP mode, the PIC18FXX2/XX8 can be programmed using a VDD source in the operating range. This only means that MCLR/VPP does not have to be brought to a different voltage, but can instead be left at the normal operating voltage. Refer to Section 6.0 for additional hardware parameters.

2.2 Pin Diagrams

The pin diagrams for the PIC18FXX2/XX8 family are shown in Figure 2-1. The pin descriptions of these diagrams do not represent the complete functionality of the device types. Users should refer to the appropriate device data sheet for complete pin descriptions.

Dia Nama			During Programming
Pin Name	Pin Name	Pin Type	Pin Description
MCLR/Vpp	Vpp	Р	Programming Enable
Vdd	Vdd	Р	Power Supply
Vss	Vss	Р	Ground
RB5	PGM	Ι	Low Voltage ICSP Input when LVP Configuration bit equals '1' ⁽¹⁾
RB6	SCLK	I	Serial Clock
RB7	SDATA	I/O	Serial Data

 TABLE 2-1:
 PIN DESCRIPTIONS (DURING PROGRAMMING): PIC18FXX2/XX8

Legend: I = Input, O = Output, P = Power

Note 1: See Section 5.3 for more detail.

PIC18FXX2/XX8





2.3 Memory Map

The code memory space extends from 0000h to 7FFFh (32 Kbytes) in four, 8-Kbyte panels. Addresses 0000h through 01FFh, however, define a "Boot Block" region that is treated separately from Panel 1. All code memory is on-chip.

In addition to the code memory space, there are three blocks in the configuration and ID space that are accessible to the user through Table Reads and Table Writes. Their locations in the memory map are shown in Figure 2-3.

TABLE 2-2: IMPLEMENTATION OF CODE MEMORY MEMORY

Device	Code Memory Size (Bytes)
PIC18F242	0000h - 3FFFh (16K)
PIC18F248	000011 - 3FFF11 (10K)
PIC18F252	0000h - 7FFFh (32K)
PIC18F258	000011 - 7 FFF11 (32K)
PIC18F442	0000h - 3FFFh (16K)
PIC18F448	000011-3FFF11(10K)
PIC18F452	0000h - 7FFFh (32K)
PIC18F458	000011 - 7 FFFII (32K)

FIGURE 2-2: CODE MEMORY SPACE FOR PIC18FXX2/XX8 DEVICES

MEMORY SI	ZE / DEVICE		Block Code Protection
16 Kbytes (PIC18FX42)	32 Kbytes (PIC18FX52)	Address Range	Controlled By:
Boot Block	Boot Block	000000h 0001FFh	CPB, WRTB, EBTRB
Block 0	Block 0	000200h 001FFFh	CP0, WRT0, EBTR0
Block 1	Block 1	002000h 003FFFh	CP1, WRT1, EBTR1
Unimplemented Read '0's	Block 2	004000h 005FFFh	CP2, WRT2, EBTR2
Unimplemented Read '0's	Block 3	006000h 007FFFh	CP3, WRT3, EBTR3
Unimplemented Read '0's	Unimplemented Read '0's	008000h	(Unimplemented Memory Space)
		1FFFFFh	

Users may store identification information (ID) in eight ID registers. These ID registers are mapped in addresses 200000h through 200007h. The ID locations read out normally, even after code protection is applied.

Locations 300001h through 30000Dh are reserved for the configuration bits. These bits may be set to select various device options, and are described in Section 5.0. These configuration bits read out normally even after code protected.

Locations 3FFFFEh and 3FFFFFh are reserved for the device ID bits. These bits may be used by the programmer to identify what device type is being programmed, and are described in Section 5.0. These configuration bits read out normally even after code protection.

2.3.1 MEMORY ADDRESS POINTER

Memory in the address space 000000h to 3FFFFFh is addressed via the Table Pointer, which is comprised of three pointer registers:

- TBLPTRU, at address 0FF8h
- TBLPTRH, at address 0FF7h
- TBLPTRL, at address 0FF6h

TBLPTRU	TBLPTRH	TBLPTRL
Addr[21:16]	Addr[15:8]	Addr[7:0]

The 4-bit command, '0000' (Core Instruction), is used to load the Table Pointer prior to using many Read or Write operations.



FIGURE 2-3: CONFIGURATION AND ID LOCATIONS FOR PIC18FXX2/XX8 DEVICES

2.4 High Level Overview of the Programming Process

Figure 2-5 shows the high level overview of the programming process. First, a bulk erase is performed. Next, the code memory, ID locations, and data EEPROM are programmed. These memories are then verified to ensure that programming was successful. If no errors are detected, the configuration bits are then programmed and verified.

2.5 Entering High Voltage ICSP Program/Verify Mode

The High Voltage ICSP Program/Verify mode is entered by holding SCLK and SDATA low, and then raising MCLR/VPP to VIHH (high voltage). Once in this mode, the code memory, data EEPROM, ID locations, and configuration bits can be accessed and programmed in serial fashion.

The sequence that enters the device into the Programming/Verify mode places all unused I/Os in the high impedance state.

2.5.1 ENTERING LOW VOLTAGE ICSP PROGRAM/VERIFY MODE

When the LVP configuration bit is '1' (see Section 5.3), the Low Voltage ICSP mode is enabled. Low Voltage ICSP Program/Verify mode is entered by holding SCLK and SDATA low, placing a logic high on PGM, and then raising $\overline{\text{MCLR}}/\text{VPP}$ to VIH. In this mode, the RB5/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin.

The sequence that enters the device into the Programming/Verify mode places all unused I/Os in the high impedance state.

FIGURE 2-4: ENTERING HIGH VOLTAGE PROGRAM/ VERIFY MODE



FIGURE 2-5:

HIGH LEVEL PROGRAMMING FLOW



FIGURE 2-6:

ENTERING LOW VOLTAGE PROGRAM/ VERIFY MODE



2.6 Serial Program/Verify Operation

The SCLK pin is used as a clock input pin and the SDATA pin is used for entering command bits and data input/output during serial operation. Commands and data are transmitted on the rising edge of SCLK, latched on the falling edge of SCLK, and are Least Significant bit (LSb) first.

2.6.1 4-BIT COMMANDS

All instructions are 20 bits, consisting of a leading 4-bit command followed by a 16-bit operand, which depends on the type of command being executed. To input a command, SCLK is cycled four times. The commands needed for programming and verification are shown in Table 2-3.

Depending on the 4-bit command, the 16-bit operand represents 16 bits of input data or 8 bits of input data and 8 bits of output data.

Throughout this specification, commands and data are presented as illustrated in Figure 2-4. The 4-bit command is shown MSb first. The command operand, or "Data Payload", is shown <MSB><LSB>. Figure 2-7 demonstrates how to serially present a 20-bit command/operand to the device.

2.6.2 CORE INSTRUCTION

The core instruction passes a 16-bit instruction to the CPU core for execution. This is needed to setup registers as appropriate for use with other commands.

TABLE 2-3: COMMANDS FOR PROGRAMMING

Description	4-Bit Command
Core Instruction (Shift in16-bit instruction)	0000
Shift out TABLAT register	0010
Table Read	1000
Table Read, post-increment	1001
Table Read, post-decrement	1010
Table Read, pre-increment	1011
Table Write	1100
Table Write, post-increment by 2	1101
Table Write, post-decrement by 2	1110
Table Write, start programming	1111

TABLE 2-4: SAMPLE COMMAND SEQUENCE

4-Bit Command	Data Payload	Core Instruction
1101	3C 40	Table Write, post-increment by 2



3.0 DEVICE PROGRAMMING

3.1 High Voltage ICSP Bulk Erase

Erasing code or data EEPROM is accomplished by writing an "erase option" to address 3C0004h. Code memory may be erased portions at a time, or the user may erase the entire device in one action. "Bulk Erase" operations will also clear any code protect settings associated with the memory block erased. Erase options are detailed in Table 3-1.

TABLE 3-1: BULK ERASE OPTIONS

Description	Data
Chip Erase	80h
Erase Data EEPROM	81h
Erase Boot Block	83h
Erase Panel 1	88h
Erase Panel 2	89h
Erase Panel 3	8Ah
Erase Panel 4	8Bh

The actual Bulk Erase function is a self-timed operation. Once the erase has started (falling edge of the 4th SCLK after the WRITE command), serial execution will cease until the erase completes (parameter P11). During this time, SCLK may continue to toggle, but SDATA must be held low.

The code sequence to erase the entire device is shown in Figure 3-2 and the flow chart is show in Figure 3-1.

Note: A bulk erase is the only way to reprogram code protect bits from an on state to an off state.

TABLE 3-2: BULK ERASE COMMAND SEQUENCE

4-Bit Command	Data Payload	Core Instruction
0000	0E 3C	MOVLW 3Ch
0000	6E F8	MOVWF TBLPTRU
0000	0E 00	MOVLW 00h
0000	6E F7	MOVWF TBLPTRH
0000	0E 04	MOVLW 04h
0000	6E F6	MOVWF TBLPTRL
1100	00 80	Write 80h TO 3C0004h to
		erase entire device.
0000	00 00	NOP
0000	00 00	Hold SDATA low until
		erase completes.

FIGURE 3-1:

BULK ERASE FLOW





3.1.1 LOW VOLTAGE ICSP BULK ERASE

When using low voltage ICSP, the part must be supplied by the voltage specified in parameter D111, if a bulk erase is to be executed. All other bulk erase details as described above apply.

If it is determined that a program memory erase must be performed at a supply voltage below the bulk erase limit, refer to the erase methodology described in Sections 3.1.2 and 3.2.2.

If it is determined that a data EEPROM erase must be performed at a supply voltage below the bulk erase limit, follow the methodology described in Section 3.4 and write ones to the array.

3.1.2 ICSP MULTI-PANEL SINGLE ROW ERASE

Irrespective of whether high or low voltage ICSP is used, it is possible to erase single row (64 bytes of data) in all panels at once. For example, in the case of a 64-Kbyte device (8 panels), 512 bytes through 64 bytes in each panel, can be erased simultaneously during each erase sequence. In this case, the offset of the erase within each panel is the same (see Figure 3-5). Multi-Panel Single Row Erase is enabled by appropriately configuring the Programming Control register located at 3C0006h.

The multi-panel single row erase duration is externally timed and is controlled by SCLK. After a "Start Programming" command is issued (4-bit command, '1111'), a NOP is issued, where the 4th SCLK is held high for the duration of the programming time, P9.

After SCLK is brought low, the programming sequence is terminated. SCLK must be held low for the time specified by parameter P10 to allow high voltage discharge of the memory array.

The code sequence to program a PIC18FXX2/XX8 device is shown in Table 3-3. The flow chart shown in Figure 3-3 depicts the logic necessary to completely erase a PIC18FXX2/XX8 device. The timing diagram that details the "Start Programming" command, and parameters P9 and P10 is shown in Figure 3-6.

Note: The TBLPTR register must contain the same offset value when initiating the programming sequence as it did when the write buffers were loaded.

4-Bit Command	Data Payload	Core Instruction
Step 1: Direct ac	ccess to config memory.	·
0000	8E A6	BSF EECON1, EEPGD
0000	8C A6	BSF EECON1, CFGS
0000	86 A6	BSF EECON1, WREN
Step 2: Configur	e device for multi-panel	writes.
0000	0E 3C	MOVLW 3Ch
0000	6E F8	MOVWF TBLPTRU
0000	0E 00	MOVLW 00h
0000	6E F7	MOVWF TBLPTRH
0000	0E 06	MOVLW 06h
0000	6E F6	MOVWF TBLPTRL
1100	00 40	Write 40h to 3C0006h to enable multi-panel erase.
Step 3: Direct ac	ccess to code memory a	nd enable erase.
0000	8E A6	BSF EECON1, EEPGD
0000	9C A6	BCF EECON1, CFGS
0000	88 A6	BSF EECON1, FREE
0000	6A F8	CLRF TBLPTRU
0000	6A F7	CLRF TBLPTRH
0000	6A F6	CLRF TBLPTRL
Step 4: Erase si	ngle row of all panels at	an offset.
1111	<dummylsb> <dummymsb></dummymsb></dummylsb>	Write 2 dummy bytes and start programming.
0000	00 00	NOP - hold SCLK high for time P9.
Step 5: Repeat s	step 4, with address poir	ter incremented by 64 until all panels are erased.

TABLE 3-3: ERASE CODE MEMORY CODE SEQUENCE





3.2 Code Memory Programming

Programming code memory is accomplished by first loading data into the appropriate write buffers and then initiating a programming sequence. Each panel in the code memory space (see Figure 2-2) has an 8-byte deep write buffer that must be loaded prior to initiating a write sequence. The actual memory write sequence takes the contents of these buffers and programs the associated EEPROM code memory.

Typically, all of the program buffers are written in parallel (Multi-Panel Write mode). In other words, in the case of a 32-Kbyte device (4 panels with an 8-byte buffer per panel), 32 bytes will be simultaneously programmed during each programming sequence. In this case, the offset of the write within each panel is the same (see Figure 3-4). Multi-Panel Write mode is enabled by appropriately configuring the programming control register located at 3C0006h. The programming duration is externally timed and is controlled by SCLK. After a "Start Programming" command is issued (4-bit command, '1111'), a NOP is issued, where the 4th SCLK is held high for the duration of the programming time, P9.

After SCLK is brought low, the programming sequence is terminated. SCLK must be held low for the time specified by parameter P10 to allow high voltage discharge of the memory array.

The code sequence to program a PIC18FXX2/XX8 device is shown in Figure 3-4. The flow chart shown in Figure 3-5 depicts the logic necessary to completely write a PIC18FXX2/XX8 device.

Note: The TBLPTR register must contain the same offset value when initiating the programming sequence as it did when the write buffers were loaded.





PIC18FXX2/XX8

4-Bit Command	Data Payload	Core Instruction
Step 1: Direct ac	cess to config memory.	
0000	8E A6	BSF EECON1, EEPGD
0000	8C A6	BSF EECON1, CFGS
0000	86 A6	BSF EECON1, WREN
Step 2: Configure	e device for multi-panel w	rites.
0000	OE 3C	MOVLW 3Ch
0000	6E F8	MOVWF TBLPTRU
0000	0E 00	MOVLW 00h
0000	6E F7	MOVWF TBLPTRH
0000	0E 06	MOVLW 06h
0000	6E F6	MOVWF TBLPTRL
1100	00 40	Write 40h to 3C0006h to enable multi-panel writes.
Step 3: Direct ac	cess to code memory.	
0000	8E A6	BSF EECON1, EEPGD
0000	9C A6	BCF EECON1, CFGS
Step 4: Load writ	e buffer for Panel 1	
0000	0E <addr[21:16]></addr[21:16]>	MOVLW <addr[21:16]></addr[21:16]>
0000	6E F8	MOVWF TBLPTRU
0000	0E <addr[15:8]></addr[15:8]>	MOVLW <addr[15:8]></addr[15:8]>
0000		
0000	6E F7	MOVWF TBLPTRH
	6E F7 0E <addr[7:0]></addr[7:0]>	MOVWF TBLPTRH MOVLW <addr[7:0]></addr[7:0]>
0000		
0000	0E <addr[7:0]></addr[7:0]>	MOVLW <addr[7:0]> MOVWF TBLPTRL</addr[7:0]>
0000 0000 0000	0E <addr[7:0]> 6E F6</addr[7:0]>	MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2</addr[7:0]>
0000 0000 1101 1101	0E <addr[7:0]> 6E F6 <lsb><msb> <lsb><msb></msb></lsb></msb></lsb></addr[7:0]>	MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2</addr[7:0]>
0000 0000 0000 1101	OE <addr[7:0]> 6E F6 <lsb><msb></msb></lsb></addr[7:0]>	MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2</addr[7:0]>
0000 0000 1101 1101 1101	<pre>0E <addr[7:0]> 6E F6 <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></addr[7:0]></pre>	MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2</addr[7:0]>
0000 0000 1101 1101 1101 1100 Step 5: Repeat fo	<pre>0E <addr[7:0]> 6E F6 <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></addr[7:0]></pre>	MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2 Write 2 bytes</addr[7:0]>
0000 0000 1101 1101 1101 1100 Step 5: Repeat fo Step 6: Repeat fo	<pre>0E <addr[7:0]> 6E F6 <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <sb><msb></msb></sb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></addr[7:0]></pre> <pre>or Panel 2.</pre>	MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2 Write 2 bytes</addr[7:0]>
0000 0000 1101 1101 1101 1100 Step 5: Repeat fo Step 6: Repeat fo	0E <addr[7:0]> 6E F6 <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> or Panel 2.</msb></lsb></msb></lsb></msb></lsb></msb></lsb></addr[7:0]>	MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2 Write 2 bytes</addr[7:0]>
0000 0000 1101 1101 1101 5tep 5: Repeat fo Step 6: Repeat fo Step 7: Load writ	OE <addr[7:0]> 6E F6 <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> or Panel 2. or all but the last panel (N e buffer for last panel.</msb></lsb></msb></lsb></msb></lsb></msb></lsb></addr[7:0]>	<pre>MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2 Write 2 bytes</addr[7:0]></pre>
0000 0000 1101 1101 1101 5tep 5: Repeat fo 5tep 6: Repeat fo 5tep 7: Load writ	OE <addr[7:0]> 6E F6 <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> or Panel 2. or all but the last panel (N e buffer for last panel. OE <addr[21:16]></addr[21:16]></msb></lsb></msb></lsb></msb></lsb></msb></lsb></addr[7:0]>	<pre>MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2 Write 2 bytes I-1). MOVLW <addr[21:16]></addr[21:16]></addr[7:0]></pre>
0000 0000 1101 1101 1101 5tep 5: Repeat fo 5tep 6: Repeat fo 5tep 7: Load writ 0000 0000	OE <addr[7:0]> 6E F6 <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> or Panel 2. or all but the last panel (N e buffer for last panel. OE <addr[21:16]> 6E F8</addr[21:16]></msb></lsb></msb></lsb></msb></lsb></msb></lsb></addr[7:0]>	<pre>MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2 Write 2 bytes I-1). MOVLW <addr[21:16]> MOVLW <addr[21:16]> MOVWF TBLPTRU</addr[21:16]></addr[21:16]></addr[7:0]></pre>
0000 0000 1101 1101 1101 5tep 5: Repeat fo 5tep 6: Repeat fo 5tep 7: Load writ	OE <addr[7:0]> 6E F6 <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> or Panel 2. or all but the last panel (N e buffer for last panel. OE <addr[21:16]> 6E F8 OE <addr[15:8]></addr[15:8]></addr[21:16]></msb></lsb></msb></lsb></msb></lsb></msb></lsb></addr[7:0]>	<pre>MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2 Write 2 bytes I-1). MOVLW <addr[21:16]> MOVLW <addr[21:16]> MOVWF TBLPTRU MOVLW <addr[15:8]></addr[15:8]></addr[21:16]></addr[21:16]></addr[7:0]></pre>
0000 0000 1101 1101 1101 5tep 5: Repeat fo 5tep 6: Repeat fo 5tep 7: Load writ 0000 0000 0000 0000	OE <addr[7:0]> 6E F6 <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> or Panel 2. or all but the last panel (N e buffer for last panel. OE <addr[21:16]> 6E F8 OE <addr[15:8]> 6E F7</addr[15:8]></addr[21:16]></msb></lsb></msb></lsb></msb></lsb></msb></lsb></addr[7:0]>	<pre>MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2 Write 2 bytes I-1). MOVLW <addr[21:16]> MOVLW <addr[21:16]> MOVWF TBLPTRU MOVLW <addr[15:8]> MOVWF TBLPTRH</addr[15:8]></addr[21:16]></addr[21:16]></addr[7:0]></pre>
0000 0000 1101 1101 1101 5tep 5: Repeat fo 5tep 6: Repeat fo 5tep 7: Load writ 0000 0000 0000 0000 0000	OE <addr[7:0]> 6E F6 <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> or Panel 2. or all but the last panel (N e buffer for last panel. OE <addr[21:16]> 6E F8 OE <addr[15:8]> 6E F7 OE <addr[7:0]></addr[7:0]></addr[15:8]></addr[21:16]></msb></lsb></msb></lsb></msb></lsb></msb></lsb></addr[7:0]>	<pre>MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2 Write 2 bytes I-1). MOVLW <addr[21:16]> MOVLW <addr[21:16]> MOVWF TBLPTRU MOVLW <addr[15:8]> MOVWF TBLPTRH MOVLW <addr[7:0]></addr[7:0]></addr[15:8]></addr[21:16]></addr[21:16]></addr[7:0]></pre>
0000 0000 1101 1101 1101 5tep 5: Repeat fo 5tep 6: Repeat fo 5tep 7: Load writ 0000 0000 0000 0000 0000 0000	0E <addr[7:0]> 6E F6 <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> or Panel 2. or all but the last panel (N e buffer for last panel. 0E <addr[21:16]> 6E F8 0E <addr[15:8]> 6E F7 0E <addr[7:0]> 6E F6</addr[7:0]></addr[15:8]></addr[21:16]></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></addr[7:0]>	<pre>MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2 Write 2 bytes I-1). MOVLW <addr[21:16]> MOVWF TBLPTRU MOVLW <addr[15:8]> MOVWF TBLPTRH MOVLW <addr[7:0]> MOVWF TBLPTRL</addr[7:0]></addr[15:8]></addr[21:16]></addr[7:0]></pre>
0000 0000 1101 1101 1100 Step 5: Repeat fo Step 6: Repeat fo Step 7: Load writ 0000 0000 0000 0000 0000 0000 0000 0	OE <addr[7:0]> 6E F6 <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> or Panel 2. or all but the last panel (Note: the second second</msb></lsb></msb></lsb></msb></lsb></msb></lsb></addr[7:0]>	<pre>MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2 Write 2 bytes I-1). MOVLW <addr[21:16]> MOVVF TBLPTRU MOVLW <addr[15:8]> MOVWF TBLPTRH MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2</addr[7:0]></addr[15:8]></addr[21:16]></addr[7:0]></pre>
0000 0000 1101 1101 1100 Step 5: Repeat fo Step 6: Repeat fo Step 7: Load writ 0000 0000 0000 0000 0000 0000 0000 0	OE <addr[7:0]> 6E F6 <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> or Panel 2. or all but the last panel (N e buffer for last panel. OE <addr[21:16]> 6E F8 OE <addr[15:8]> 6E F7 OE <addr[7:0]> 6E F6 <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> <lsb> </lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <lsb> <</lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></msb></lsb></addr[7:0]></addr[15:8]></addr[21:16]></msb></lsb></msb></lsb></msb></lsb></msb></lsb></addr[7:0]>	<pre>MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2 Write 2 bytes I-1). MOVLW <addr[21:16]> MOVVF TBLPTRU MOVLW <addr[15:8]> MOVWF TBLPTRH MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2 Write 2 bytes address by</addr[7:0]></addr[15:8]></addr[21:16]></addr[7:0]></pre>

TABLE 3-4: WRITE CODE MEMORY CODE SEQUENCE







3.2.1 SINGLE PANEL PROGRAMMING

The programming example presented in Section 3.2 utilizes multi-panel programming. This technique greatly decreases the total amount of time necessary to completely program a device and is the recommended method of completely programming a device.

There may be situations, however, where it is advantageous to limit writes to a single panel. In such cases, the user only needs to disable the multi-panel write feature of the device by appropriately configuring the programming control register located at 3C0006h.

The single panel that will be written will automatically be enabled, based on the value of the Table Pointer.

Note:	For single panel programming, the user
	must still fill the 8-byte write buffer for the
	given panel.

3.2.2 MODIFYING CODE MEMORY

All of the programming examples up to this point have assumed that the device is blank prior to programming. In fact, if the device is not blank, the direction has been to completely erase the device via a Bulk Erase operation (see Section 3.1) operation.

It may be the case, however, that the user wishes to modify only a section of an already programmed device. In such a situation, erasing the entire device is not a realistic option.

The minimum amount of data that can be written to the device is 8 bytes. This is accomplished by placing the device in Single Panel Write mode (see Section 3.2.1), loading the 8-byte write buffer for the panel, and then initiating a write sequence. In this case, however, it is assumed that the address space to be written already has data in it (i.e., it is not blank).

The minimum amount of code memory that may be erased at a given time is 64 bytes. Again, the device must be placed in Single Panel Write mode. The EECON1 register must then be used to erase the 64-byte target space prior to writing the data.

When using the EECON1 register to act on code memory, the EEPGD bit must be set (EECON1<7> = 1) and the CFGS bit must be cleared (EECON1<6> = 0). The WREN bit must be set (EECON1<2> = 1) to enable writes of any sort (e.g., erases), and this must be done prior to initiating a write sequence. The FREE bit must be set (EECON1<4> = 1) in order to erase the program space being pointed to by the Table Pointer. The erase sequence is initiated by the setting the WR bit (EECON1<1> = 1). It is strongly recommended that the WREN bit be set only when absolutely necessary.

To help prevent inadvertent writes when using the EECON1 register, EECON2 is used to "enable" the WR bit. This register must be sequentially loaded with 55h and then, AAh, immediately prior to asserting the WR bit in order for the write to occur.

The erase will begin on the falling edge of the 4th SCLK after the WR bit is set.

After the erase sequence terminates, SCLK must still be held low for the time specified by parameter P10 to allow high voltage discharge of the memory array.

Command	Data Payload	Core Instruction
Step 1: Direct ac	cess to config memory.	
0000	8E A6	BSF EECON1, EEPGD
0000	8C A6	BSF EECON1, CFGS
Step 2: Configure	e device for single panel wi	rites.
0000	0E 3C	MOVLW 3Ch
0000	6E F8	MOVWF TBLPTRU
0000	0E 00	MOVLW 00h
0000	6E F7	MOVWF TBLPTRH
0000	0E 06	MOVLW 06h
0000	6E F6	MOVWF TBLPTRL
1100	00 00	Write 00h to 3C0006h to enable single-panel writes.
Step 3: Direct ac	cess to code memory.	
0000	8E A6	BSF EECON1, EEPGD
0000	9C A6	BCF EECON1, CFGS
Step 4: Set the T	able Pointer for the block to	o be erased.
0000	0E <addr[21:16]></addr[21:16]>	MOVLW <addr[21:16]></addr[21:16]>
0000	6E F8	MOVWF TBLPTRU
0000	0E <addr[8:15]></addr[8:15]>	MOVLW <addr[8:15]></addr[8:15]>
0000	6E F7	MOVWF TBLPTRH
0000	0E <addr[7:0]></addr[7:0]>	MOVLW <addr[7:0]></addr[7:0]>
0000	6E F6	MOVWF TBLPTRL
Step 5: Enable m	nemory writes and setup ar	n erase.
0000	84 A6	BSF EECON1, WREN
0000	88 A6	BSF EECON1, FREE
0000	88 A6 required sequence.	BSF EECON1, FREE
0000 Step 6: Perform	required sequence.	
0000 Step 6: Perform 1 0000	required sequence.	MOVLW 55h
0000 Step 6: Perform 1 0000 0000	required sequence. 0E 55 6E A7	MOVLW 55h MOVWF EECON2
0000 Step 6: Perform 1 0000	required sequence.	MOVLW 55h
0000 Step 6: Perform (0000 0000 0000	OE 55 6E A7 0E AA 6E A7	MOVLW 55h MOVWF EECON2 MOVLW 0AAh
0000 Step 6: Perform 1 0000 0000 0000 Step 7: Initiate er	required sequence. 0E 55 6E A7 0E AA 6E A7 rase.	MOVLW 55h MOVWF EECON2 MOVLW 0AAh MOVWF EECON2
0000 Step 6: Perform (0000 0000 0000	OE 55 6E A7 0E AA 6E A7	MOVLW 55h MOVWF EECON2 MOVLW 0AAh
0000 Step 6: Perform (0000 0000 0000 Step 7: Initiate en 0000 0000	OE 55 6E A7 0E AA 6E A7 rase . 82	MOVLW 55h MOVWF EECON2 MOVWW 0AAh MOVWF EECON2 BSF EECON1, WR NOP
0000 Step 6: Perform (0000 0000 Step 7: Initiate en 0000 0000	0E 55 6E A7 0E A 6E A7 rase. 82 82 A6 00 00	MOVLW 55h MOVWF EECON2 MOVWW 0AAh MOVWF EECON2 BSF EECON1, WR NOP
0000 Step 6: Perform (0000 0000 Step 7: Initiate er 0000 Step 8: Wait for F 0000	Bit State 0E 55 6E A7 0E A 6E A7 rase. 82 82 A6 00 00 P11+P10 and then disable 94 A6	MOVLW 55h MOVWF EECON2 MOVWF EECON2 BSF EECON2 BSF EECON1, WR NOP writes.
0000 Step 6: Perform (0000 0000 Step 7: Initiate er 0000 Step 8: Wait for F 0000	Bit State 0E 55 6E A7 0E A 6E A7 rase. 82 82 A6 00 00 P11+P10 and then disable 94 A6	MOVLW 55h MOVWF EECON2 MOVLW 0AAh MOVWF EECON2 BSF EECON1, WR NOP writes. BCF EECON1, WREN
0000 Step 6: Perform (0000 0000 Step 7: Initiate er 0000 Step 8: Wait for F 0000 Step 9: Load writ	required sequence. 0E 55 6E A7 0E AA 6E A7 rase. 82 82 A6 00 00 P11+P10 and then disable 94 A6 e buffer for panel. The corr	MOVLW 55h MOVWF EECON2 MOVLW 0AAh MOVWF EECON2 BSF EECON1, WR NOP writes. BCF EECON1, WREN rect panel will be selected based on the Table Pointer.
0000 Step 6: Perform (0000 0000 Step 7: Initiate er 0000 Step 8: Wait for F 0000 Step 9: Load writ 0000	required sequence. 0E 55 6E A7 0E AA 6E A7 rase. 82 82 A6 00 00 P11+P10 and then disable 94 A6 e buffer for panel. The corr 0E <addr [8:15]=""></addr>	MOVLW 55h MOVWF EECON2 MOVWF EECON2 BSF EECON2 writes. BCF EECON1, WR NOP writes. BCF EECON1, WREN rect panel will be selected based on the Table Pointer. MOVLW <addr [8:15]=""></addr>
0000 Step 6: Perform (0000 0000 Step 7: Initiate er 0000 Step 8: Wait for F 0000 Step 9: Load writ 0000 0000	required sequence. 0E 55 6E A7 0E AA 6E A7 rase. 82 82 A6 00 00 P11+P10 and then disable 94 A6 e buffer for panel. The corr 0E <addr [8:15]=""> 6E F7</addr>	MOVLW 55h MOVWF EECON2 MOVWF EECON2 BSF EECON1, WR NOP writes. BCF EECON1, WREN rect panel will be selected based on the Table Pointer. MOVLW <addr [8:15]=""> MOVLW <addr [8:15]=""></addr></addr>
0000 Step 6: Perform (0000 0000 Step 7: Initiate er 0000 Step 8: Wait for F 0000 Step 9: Load writ 0000 0000 0000	required sequence. 0E 55 6E A7 0E AA 6E A7 rase. 82 82 A6 00 00 P11+P10 and then disable 94 A6 e buffer for panel. The corr 0E <addr [8:15]=""> 6E F7 0E <addr [7:0]=""> 6E F6</addr></addr>	MOVLW 55h MOVWF EECON2 MOVWF EECON2 BSF EECON1, WR NOP writes. BCF EECON1, WREN rect panel will be selected based on the Table Pointer. MOVLW <addr [8:15]=""> MOVWF TBLPTRH MOVLW <addr [7:0]=""> MOVWF TBLPTRL</addr></addr>
0000 Step 6: Perform 0000 Step 7: Initiate er 0000 Step 8: Wait for F 0000 Step 9: Load writ 0000 0000	required sequence. 0E 55 6E A7 0E AA 6E A7 rase. 82 82 A6 00 00 P11+P10 and then disable 94 A6 e buffer for panel. The corr 0E <addr [8:15]=""> 6E F7 0E <addr [7:0]=""> 6E F6 <lsb><msb></msb></lsb></addr></addr>	MOVLW 55h MOVWF EECON2 MOVWF EECON2 BSF EECON1, WR NOP writes. BCF EECON1, WREN rect panel will be selected based on the Table Pointer. MOVLW <addr[8:15]> MOVLW <addr[8:15]> MOVWF TBLPTRH MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2</addr[7:0]></addr[8:15]></addr[8:15]>
0000 Step 6: Perform 0000 Step 7: Initiate er 0000 Step 8: Wait for F 0000 Step 9: Load writ 0000 0000	required sequence. 0E 55 6E A7 0E AA 6E A7 rase. 82 82 A6 00 00 P11+P10 and then disable 94 A6 e buffer for panel. The corr 0E <addr [8:15]=""> 6E F7 0E <addr [7:0]=""> 6E F6 <lsb><msb></msb></lsb></addr></addr>	MOVLW 55h MOVWF EECON2 MOVUW 0AAh MOVWF EECON2 BSF EECON1, WR NOP writes. BCF EECON1, WREN rect panel will be selected based on the Table Pointer. MOVLW <addr[8:15]> MOVLW <addr[8:15]> MOVWF TBLPTRH MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2</addr[7:0]></addr[8:15]></addr[8:15]>
0000 Step 6: Perform 0000 0000 Step 7: Initiate er 0000 Step 8: Wait for F 0000 Step 9: Load writ 0000 0000 1101 1101 1101	required sequence. 0E 55 6E A7 0E AA 6E A7 rase. 82 82 A6 00 00 P11+P10 and then disable 94 A6 e buffer for panel. The corr 0E <addr [8:15]=""> 6E F7 0E <addr [7:0]=""> 6E F6 <lsb><msb> <lsb><msb></msb></lsb></msb></lsb></addr></addr>	MOVLW 55h MOVWF EECON2 MOVUW 0AAh MOVWF EECON2 writes. BCF EECON1, WR NOP writes. BCF EECON1, WREN rect panel will be selected based on the Table Pointer. MOVLW <addr[8:15]> MOVWF TBLPTRH MOVLW <addr[8:15]> MOVWF TBLPTRH MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2</addr[7:0]></addr[8:15]></addr[8:15]>
0000 Step 6: Perform 0000 Step 7: Initiate er 0000 Step 8: Wait for F 0000 Step 9: Load writ 0000 0000 1101 1101	required sequence. 0E 55 6E A7 0E AA 6E A7 rase. 82 82 A6 00 00 P11+P10 and then disable 94 A6 e buffer for panel. The corr 0E <addr [8:15]=""> 6E F7 0E <addr [7:0]=""> 6E F6 <lsb><msb></msb></lsb></addr></addr>	MOVLW 55h MOVWF EECON2 MOVWF EECON2 BSF EECON1, WR NOP writes. BCF EECON1, WREN rect panel will be selected based on the Table Pointer. MOVLW <addr[8:15]> MOVLW <addr[8:15]> MOVWF TBLPTRH MOVLW <addr[7:0]> MOVWF TBLPTRL Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2</addr[7:0]></addr[8:15]></addr[8:15]>

TABLE 3-5: MODIFYING CODE MEMORY

3.3 Data EEPROM Programming

Data EEPROM is accessed one byte at a time via an address pointer, EEADR, and a data latch, EEDATA. Data EEPROM is written by loading EEADR with the desired memory location, EEDATA with the data to be written, and initiating a memory write by appropriately configuring the EECON1 and EECON2 registers. A byte write automatically erases the location and writes the new data (erase-before-write).

When using the EECON1 register to perform a data EEPROM write, the EEPGD bit must be cleared (EECON1<7> = 0) and the CFGS bit must be cleared (EECON1<6> = 0). The WREN bit must be set (EECON1<2> = 1) to enable writes of any sort, and this must be done prior to initiating a write sequence. The write sequence is initiated by the setting the WR bit (EECON1<1> = 1). It is strongly recommended that the WREN bit be set only when absolutely necessary.

To help prevent inadvertent writes when using the EECON1 register, EECON2 is used to "enable" the WR bit. This register must be sequentially loaded with 55h and then, AAh, immediately prior to asserting the WR bit in order for the write to occur.

The write will begin on the falling edge of the 4th SCLK after the WR bit is set.

After the programming sequence terminates, SCLK must still be held low for the time specified by parameter P10 to allow high voltage discharge of the memory array.



PROGRAM DATA FLOW





FIGURE 3-8: DATA EEPROM WRITE TIMING

4-Bit Command	Data Payload	Core Instruction
Step 1: Direct ac	cess to data EEPROM.	
0000	9E A6 9C A6	BCF EECON1, EEPGD BCF EECON1, CFGS
Step 2: Set the c	lata EEPROM address poi	nter.
0000 0000 0000 0000	0E <addr> 6E A9 OE <addrh> 6E AA</addrh></addr>	MOVLW <addr> MOVWF EEADR MOVLW <addrh> MOVWF EEADRH</addrh></addr>
Step 3: Load the	data to be written.	
0000	OE <data> 6E A8</data>	MOVLW <data> MOVWF EEDATA</data>
Step 4: Enable n	nemory writes.	
0000	84 A6	BSF EECON1, WREN
Step 5: Perform	required sequence.	
0000 0000 0000 0000	0E 55 6E A7 0E AA 6E A7	MOVLW 0X55 MOVWF EECON2 MOVLW 0XAA MOVWF EECON2
Step 6: Initiate w	rite.	
0000	82 A6	BSF EECON1, WR
Step 7: Poll WR	bit, repeat until the bit is cl	ear.
0000 0000 0010	50 A6 6E F5 <lsb><msb></msb></lsb>	MOVF EECON1, W, 0 MOVWF TABLAT Shift out data ⁽¹⁾
Step 8: Disable v	writes.	
0000	94 A6	BCF EECON1, WREN
Repeat steps 2 t	hrough 8 to write more dat	a.

TABLE 3-6: PROGRAMMING DATA MEMORY

Note 1: See Figure 4-4 for details on Shift Out Data timing.

3.4 ID Location Programming

The ID locations are programmed much like the code memory, except that multi-panel writes must be disabled. The single panel that will be written will automatically be enabled, based on the value of the Table Pointer. The ID registers are mapped in addresses 200000h through 200007h. These locations read out normally, even after code protection.

4-Bit Command	Data Payload	Core Instruction
Step 1: Direct acc	cess to config memory.	
0000	8E A6 8C A6	BSF EECON1, EEPGD BSF EECON1, CFGS
Step 2: Configure	device for single panel write	295.
0000 0000 0000 0000 0000 1100 Step 3: Direct acc	0E 3C 6E F8 0E 00 6E F7 0E 06 6E F6 00 00 eess to code memory. 8E A6	MOVLW 3Ch MOVWF TBLPTRU MOVLW 00h MOVWF TBLPTRH MOVLW 06h MOVWF TBLPTRL Write 00h to 3C0006h to enable single panel writes.
0000	9C A6	BCF EECON1, CFGS
Step 4: Load write	e buffer. Panel will be autom	atically determined by address.
0000 0000 0000 0000 0000 1101 1101 110	0E 20 6E F8 0E 00 6E F7 0E 00 6E F6 <lsb><msb> <lsb><msb> <lsb><msb> <lsb><msb> 00 00</msb></lsb></msb></lsb></msb></lsb></msb></lsb>	MOVLW 20h MOVWF TBLPTRU MOVLW 00h MOVWF TBLPTRH MOVLW 00h MOVWF TBLPTRL Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2 Write 2 bytes and post-increment address by 2 Write 2 bytes and start programming NOP - hold SCLK high for time P9

TABLE 3-7:	WRITE ID SEQUENCE
-------------------	-------------------

In order to modify the ID locations, refer to the methodology described in Section 3.2.2, "Modifying Code Memory". As with code memory, the ID locations must be erased before modified.

Figure 3-7 demonstrates the code sequence required to write the ID locations.

3.5 Boot Block Programming

The Boot Block segment is programmed in exactly the same manner as the ID locations (see Section 3.4). Multi-panel writes must be disabled so that only addresses in the range 0000h to 01FFh will be written.

The code sequence detailed in Figure 3-7 should be used, except that the address data used in "Step 3" will be in the range 000000h to 0001FFh.

3.6 Configuration Bits Programming

Unlike code memory, the configuration bits are programmed a byte at a time. The "Table Write, Begin Programming" (4-bit command, '1111') is used, but only 8 bits of the following 16-bit payload will be written. The LSB of the payload will be written to even addresses, and the MSB will be written to odd addresses. The code sequence to program two consecutive configuration locations is shown in Figure 3-8.

TABLE 3-8: SET ADDRESS POINTER TO CONFIGURATION LOCATION

4-Bit Command	Data Payload	Core Instruction		
Step 1: Direct acc	ess to config memory.			
0000	8E A6 8C A6	BSF EECON1, EEPGD BSF EECON1, CFGS		
Step 2: Position th	e program counter ⁽¹⁾ .			
0000	EF 00 F8 00	GOTO 100000h		
Step 3(2): Set Tabl	Step 3 ⁽²⁾ : Set Table Pointer for config byte to be written. Write even/odd addresses.			
0000 0000 0000 0000 1111 0000 0000 1111 0000	0E 30 6E F8 0E 00 6E F7 0E 00 6E F6 <lsb><msb ignored=""> 00 00 2A F6 <lsb ignored=""><msb> 00 00</msb></lsb></msb></lsb>	MOVLW 30h MOVWF TBLPTRU MOVWF TBLPRTH MOVWF TBLPRTH Load 2 bytes and start programming NOP - hold SCLK high for time P9 INCF TBLPTRL Load 2 bytes and start programming NOP - hold SCLK high for time P9		

Note 1: If the code protection bits are programmed while the program counter resides in the same block, then the interaction of code protection logic may prevent further table writes. To avoid this situation, move the program counter outside the code protection area (e.g., GOTO 100000h).

FIGURE 3-9: CONFIGURATION PROGRAMMING FLOW



© 2002 Microchip Technology Inc.

^{2:} Enabling the write protection of configuration bits (WRTC = 0 in CONFIG6H) will prevent further writing of configuration bits. Always write all the configuration bits before enabling the write protection for configuration bits.

4.0 READING THE DEVICE

4.1 Read Code Memory, ID Locations, and Configuration Bits

Code memory is accessed one byte at a time, via the 4-bit command, '1001' (Table Read, post-increment). The contents of memory pointed to by the Table Pointer (TBLPTRU:TBLPTRH:TBLPTRL) are loaded into the Table Latch and then serially output on SDATA.

The 4-bit command is shifted in LSb first. The Read is executed during the next 8 clocks, then shifted out on SDATA during the last 8 clocks, LSb to MSb. A delay of P6 must be introduced after the falling edge of the 8th SCLK of the operand to allow SDATA to transition from an input to an output. During this time, SCLK must be held low (see Table 4-1). This operation also increments the Table Pointer pointer by one, pointing to the next byte in code memory for the next read.

This technique will work to read any memory in the 000000h to 3FFFFh address space, so it also applies to the reading of the ID and configuration registers.

4-Bit Command	Data Payload	Core Instruction			
Step 1: Set Table	Step 1: Set Table Pointer.				
0000 0000 0000 0000 0000 0000	<pre>0E <addr[21:16]> 6E F8 0E <addr[15:8]> 6E F7 0E <addr[7:0]> 6E F6</addr[7:0]></addr[15:8]></addr[21:16]></pre>	MOVLW Addr[21:16] MOVWF TBLPTRU MOVLW <addr[15:8]> MOVWF TBLPTRH MOVLW <addr[7:0]> MOVWF TBLPTRL</addr[7:0]></addr[15:8]>			
Step 2: Read men	Step 2: Read memory into Table Latch and then shift out on SDATA, LSb to MSb.				
1001	00 00	TBLRD *+			

TABLE 4-1: READ CODE MEMORY SEQUENCE

FIGURE 4-1: TABLE READ POST-INCREMENT INSTRUCTION TIMING (1001)



4.2 Verify Code Memory and ID locations

The verify step involves reading back the code memory space and comparing against the copy held in the programmer's buffer. Memory reads occur a single byte at a time, so two bytes must be read to compare against the word in the programmer's buffer. Refer to Section 4.1 for implementation details of reading code memory. The Table Pointer must be manually set to 200000h (base address of the ID locations) once the code memory has been verified. The post-increment feature of the Table Read 4-bit command may not be used to increment the Table Pointer beyond 1FFFFh.



FIGURE 4-2: VERIFY CODE MEMORY FLOW

4.3 Verify Configuration Bits

A configuration address may be read and output on SDATA via the 4-bit command, '1001'. Configuration data is read and written in a bytewise fashion, so it is not necessary to merge two bytes into a word prior to a compare. The result may then be immediately compared to the appropriate configuration data in the programmer's memory for verification. Refer to Section 4.1 for implementation details of reading configuration data.

4.4 Read Data EEPROM Memory

Data EEPROM is accessed one byte at a time via an address pointer, EEADR, and a data latch, EEDATA. Data EEPROM is read by loading EEADR with the desired memory location and initiating a memory read by appropriately configuring the EECON1 register. The data will be loaded into EEDATA, where it may be serially output on SDATA via the 4-bit command, '0010' (shift out data holding register). A delay of P6 must be introduced after the falling edge of the 8th SCLK of the operand to allow SDATA to transition from an input to an output. During this time, SCLK must be held low (see Figure 4-4).

The command sequence to read a single byte of data is shown in Figure 4-2.

4-Bit Command	Data Payload	Core Instruction	
Step 1: Direct acc	ess to data EEPROM.		
0000	9E A6 9C A6	BCF EECON1, EEPGD BCF EECON1, CFGS	
Step 2: Set the da	ta EEPROM address pointe	r.	
0000 0000 0000 0000	0E <addr> 6E A9 OE <addrh> 6E AA</addrh></addr>	MOVLW <addr> MOVWF EEADR MOVLW <addrh> MOVWF EEADRH</addrh></addr>	
Step 3: Initiate a n	nemory read.		
0000	80 A6	BSF EECON1, RD	
Step 4: Load data	Step 4: Load data into the serial data holding register.		
0000 0000 0010	50 A8 6E F5 <lsb><msb></msb></lsb>	MOVF EEDATA, W, 0 MOVWF TABLAT Shift Out Data ⁽¹⁾	

TABLE 4-2: READ DATA EEPROM MEMORY

Note 1: The <LSB> is undefined. The <MSB> is the data.

FIGURE 4-3: READ DATA EEPROM FLOW





4.5 Verify Data EEPROM

A data EEPROM address may be read via a sequence of core instructions (4-bit command, '0000') and then output on SDATA via the 4-bit command, '0010' (shift out data holding register). The result may then be immediately compared to the appropriate data in the programmer's memory for verification. Refer to Section 4.4 for implementation details of reading data EEPROM.

4.6 Blank Check

The term "Blank Check" means to verify that the device has no programmed memory cells. All memories must be verified: code memory, data EEPROM, ID locations, and configuration bits. The Device ID registers (3FFFEh:3FFFFh) should be ignored.

A "blank" or "erased" memory cell will read as a '1'. So, "Blank Checking" a device merely means to verify that all bytes read as FFh, except the configuration bits. Unused (reserved) configuration bits will read '0' (programmed). Refer to Table 5-2 for blank configuration expect data for the various PIC18FXX2/XX8 devices. If it is determined that the device is not blank, then the device should be Bulk Erased (see Section 3.1) before any attempt to program is made.

Given that "Blank Checking" is merely code and data EEPROM verification with FFh expect data, refer to Section 4.4 and Section 4.2 for implementation details.

FIGURE 4-5: BLANK CHECK FLOW



5.0 CONFIGURATION WORD

The PIC18FXX2/XX8 has several configuration words. These bits can be set or cleared to select various device configurations. All other memory areas should be programmed and verified prior to setting configuration words. These bits may be read out normally, even after read or code protected.

5.1 ID Locations

A user may store identification information (ID) in eight ID locations mapped in 200000h:200007h. It is recommended that the most significant nibble of each ID be 0Fh. In doing so, if the user code inadvertently tries to execute from the ID space, the ID data will execute as NOP.

5.2 Device ID Word

The device ID word for the PIC18FXX2/XX8 is located at 3FFFFEh:3FFFFh. These bits may be used by the programmer to identify what device type is being programmed and read out normally, even after code or read protected.

5.3 Low Voltage Programming (LVP) Bit

The LVP bit in configuration register CONFIG4L enables low voltage ICSP programming. The LVP bit defaults to a '1' from the factory.

If Low Voltage Programming mode is not used, the LVP bit can be programmed to a '0' and RB5/PGM becomes a digital I/O pin. However, the LVP bit may only be programmed by entering the High Voltage ICSP mode, where MCLR/VPP is raised to VIHH. Once the LVP bit is programmed to a '0', only the High Voltage ICSP mode is available and only the High Voltage ICSP mode can be used to program the device.

- Note 1: The normal ICSP mode is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR/VPP pin.
 - 2: While in Low Voltage ICSP mode, the RB5 pin can no longer be used as a general purpose I/O. The RB5 pin should be held low during normal operation to protect against inadvertent ICSP mode entry.

Device	Device ID Value			
Device -	DEVID2	DEVID1		
PIC18F242	04h	100x xxxx		
PIC18F248	08h	000x xxxx		
PIC18F252	04h	000x xxxx		
PIC18F258	08h	010x xxxx		
PIC18F442	04h	101x xxxx		
PIC18F448	08h	001x xxxx		
PIC18F452	04h	001x xxxx		
PIC18F458	08h	011x xxxx		

TABLE 5-1: DEVICE ID VALUE

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Erased or "Blank" Value
300000h	CONFIG1L				_	—	_	_		0000 0000
300001h	CONFIG1H		_	OSCEN		—	FOSC2	FOSC1	FOSC0	0010 0111
300002h	CONFIG2L		_			BORV1	BORV2	BOREN	PWRTE	0000 1111
300003h	CONFIG2H		_			WDTPS2	WDTPS1	WDTPS0	WDTEN	0000 1111
300004h	CONFIG3L	_	_			_	_			0000 0000
300005h	CONFIG3H			_	_	—	—	_	CCP2MX*	0000 0001
300006h	CONFIG4L	BKBUG		_	-	_	LVP	_	STVREN	1000 0101
300007h	CONFIG4H	_	_			_	_			0000 0000
300008h	CONFIG5L			_	_	CP3	CP2	CP1	CP0	0000 1111
300009h	CONFIG5H	CPD	CPB	_	-	_	—	_	_	1100 0000
30000Ah	CONFIG6L	_	_	_	_	WRT3	WRT2	WRT1	WRT0	0000 1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	-	_	—	_	_	1110 0000
30000Ch	CONFIG7L		_		_	EBTR3	EBTR2	EBTR1	EBTR0	0000 1111
30000Dh	CONFIG7H	—	EBTRB	—	_		_	—	_	0100 0000
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	Table 5-1
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	Table 5-1

TABLE 5-2: PIC18FXX2/XX8 CONFIGURATION BITS AND DEVICE IDS

* This bit only applies to the PIC18FXX2 devices.

TABLE 5-3: PIC18FXX2/XX8 BIT DESCRIPTION	TABLE 5-3:	PIC18FXX2/XX8 BIT DESCRIPTION
--	------------	-------------------------------

Bit Name	Configuration Words	Description		
OSCEN	CONFIG1H	Low Power System Clock Option (Timer1) Enable bit 1 = Disabled 0 = Timer1 oscillator system clock option enabled		
FOSC2:FOSC0	CONFIG1H	Oscillator Selection bits 111 = RC oscillator w/ OSC2 configured as RA6 110 = HS oscillator w/ PLL enabled 101 = EC oscillator w/ OSC2 configured as RA6 100 = RC oscillator w/ OSC2 configured as "divide by 4 clock output" 011 = RC oscillator 010 = HS oscillator 010 = HS oscillator 001 = XT oscillator 000 = LP oscillator		
BORV1:BORV0	CONFIG2L	Brown-out Reset Voltage bits 11 = VBOR set to 2.0V 10 = VBOR set to 2.7V 01 = VBOR set to 4.2V 00 = VBOR set to 4.5V		
BOREN	CONFIG2L	Brown-out Reset Enable bit 1 = Brown-out Reset enabled 0 = Brown-out Reset disabled		
PWRTEN	CONFIG2L	Power-up Timer Enable bit 1 = PWRT disabled 0 = PWRT enabled		
WDTPS2:WDTPS0	CONFIG2H	Watchdog Timer Postscaler Select bits 111 = 1:128 110 = 1:64 101 = 1:32 100 = 1:16 011 = 1:8 010 = 1:4 001 = 1:2 000 = 1:1		
WDTEN	CONFIG2H	Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled (control is placed on SWDTEN bit)		
CCP2MX ⁽¹⁾	CONFIG3H	CCP2 MUX bit 1 = CCP2 input/output is multiplexed with RC1 0 = CCP2 input/output is multiplexed with RB3		
BKBUG	CONFIG4L	Background Debugger Enable bit 1 = Background debugger disabled 0 = Background debugger enabled		
LVP	CONFIG4L	Low Voltage Programming Enable bit 1 = Low voltage programming enabled 0 = Low voltage programming disabled		
STVREN	CONFIG4L	Stack Overflow/Underflow Reset Enable bit 1 = Stack overflow/underflow will cause RESET 0 = Stack overflow/underflow will not cause RESET		

Note 1: This bit only applies to the PIC18FXX2 devices.

2: These bits only apply to the PIC18FX52/X58 devices.

Bit Name	Configuration Words	Description			
CP0	CONFIG5L	Code Protection bits (code memory area 0200h - 1FFFh) 1 = Code memory not code protected 0 = Code memory code protected			
CP1	CONFIG5L	Code Protection bits (code memory area 2000h - 3FFFh) 1 = Code memory not code protected 0 = Code memory code protected			
CP2 ⁽²⁾	CONFIG5L	Code Protection bits (code memory area 4000h - 5FFFh) 1 = Code memory not code protected 0 = Code memory code protected			
CP3 ⁽²⁾	CONFIG5L	Code Protection bits (code memory area 6000h - 7FFFh) 1 = Code memory not code protected 0 = Code memory code protected			
CPD	CONFIG5H	Code Protection bits (data EEPROM) 1 = Data EEPROM not code protected 0 = Data EEPROM code protected			
СРВ	CONFIG5H	Code Protection bits (boot block, memory area 0000h - 01FFh) 1 = Boot block not code protected 0 = Boot block code protected			
WRT0	CONFIG6L	Table Write Protection bit (code memory area 0200h - 1FFFh) 1 = Code memory not write protected 0 = Code memory write protected			
WRT1	CONFIG6L	Table Write Protection bit (code memory area 2000h - 3FFFh) 1 = Code memory not write protected 0 = Code memory write protected			
WRT2 ⁽²⁾	CONFIG6L	Table Write Protection bit (code memory area 4000h - 5FFFh) 1 = Code memory not write protected 0 = Code memory write protected			
WRT3 ⁽²⁾	CONFIG6L	Table Write Protection bit (code memory area 6000h - 7FFFh) 1 = Code memory not write protected 0 = Code memory write protected			
WRTD	CONFIG6H	Table Write Protection bit (data EEPROM) 1 = Data EEPROM not write protected 0 = Data EEPROM write protected			
WRTB	CONFIG6H	Table Write Protection bit (boot block, memory area 0000h - 01FFh) 1 = Boot block not write protected 0 = Boot block write protected			
WRTC	CONFIG6H	Table Write Protection bit (Configuration registers) 1 = Configuration registers not write protected 0 = Configuration registers write protected			

TABLE 5-3: PIC18FXX2/XX8 BIT DESCRIPTION (CONTINUED)

Note 1: This bit only applies to the PIC18FXX2 devices.2: These bits only apply to the PIC18FX52/X58 devices.

Bit Name	Configuration Words	Description
EBTR0	CONFIG7L	Table Read Protection bit (code memory area 0200h - 01FFFh)1 = Code memory not protected from table reads executed in other blocks0 = Code memory protected from table reads executed in other blocks
EBTR1	CONFIG7L	Table Read Protection bit (code memory area 2000h - 3FFFh)1 = Code memory not protected from table reads executed in other blocks0 = Code memory protected from table reads executed in other blocks
EBTR2 ⁽²⁾	CONFIG7L	Table Read Protection bit (code memory area 4000h - 5FFFh)1 = Code memory not protected from table reads executed in other blocks0 = Code memory protected from table reads executed in other blocks
EBTR3 ⁽²⁾	CONFIG7L	Table Read Protection bit (code memory area 6000h - 7FFFh) 1 = Code memory not protected from table reads executed in other blocks 0 = Code memory protected from table reads executed in other blocks
EBTRB	CONFIG7H	Table Read Protection bit (boot block, memory area 0000h - 01FFh)1 = Boot block not protected from table reads executed in other blocks0 = Boot block protected from table reads executed in other blocks
DEV10:DEV3	DEVID2	Device ID bits These bits are used with the DEV2:DEV0 bits in the DEVID1 register to identify part number.
DEV2:DEV0	DEVID1	Device ID bits These bits are used with the DEV10:DEV3 bits in the DEVID2 register to identify part number.
REV4:REV0	DEVID1	These bits are used to indicate the revision of the device.

TABLE 5-3: PIC18FXX2/XX8 BIT DESCRIPTION (CONTINUED)

Note 1: This bit only applies to the PIC18FXX2 devices.

2: These bits only apply to the PIC18FX52/X58 devices.

5.4 Embedding Configuration Word Information in the HEX File

To allow portability of code, a PIC18FXX2/XX8 programmer is required to read the configuration word locations from the HEX file. If configuration word information is not present in the HEX file, then a simple warning message should be issued. Similarly, while saving a HEX file, all configuration word information must be included. An option to not include the configuration word information may be provided. When embedding configuration word information in the HEX file, it should start at address 300000h.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

5.5 Checksum Computation

The checksum is calculated by summing the following:

- The contents of all code memory locations
- The configuration word, appropriately masked
- · ID locations

The Least Significant 16-bits of this sum are the checksum.

Table 5-4 describes how to calculate the checksum for each device.

Note 1: The checksum calculation differs depending on the code protect setting. Since the code memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual code memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire code memory can simply be read and summed. The configuration word and ID locations can always be read.

|--|

Device	Code Protect	Checksum	Blank Value	0xAA at 0 and Max Address	
PIC18F242	None	SUM(0000:01FF)+SUM(0200:1FFF)+SUM(2000:3FFF)+(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)&(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0001)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 0003)+(CFGW5H & 00C0)+(CFGW6L & 0003)+(CFGW6H & 00E0)+(CFGW7L & 0003)+(CFGW7H & 0040)	C2B4	C20A	
	Boot Block	SUM(0200:1FFF)+SUM(2000:3FFF)+(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L & 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0001)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 0003)+(CFGW5H & 00C0)+(CFGW6L & 0003)+(CFGW6H & 00E0)+(CFGW7L & 0003)+(CFGW7H & 0040)+SUM(IDs)	C491	C437	
	Boot/Panel1/Panel2	(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L & 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0001)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 0003)+(CFGW5H & 00C0)+(CFGW6L & 0003)+(CFGW6H & 00E0)+(CFGW7L & 0003)+(CFGW7H & 0040)+SUM(IDs)	028E	289	
	All	(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L & 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0001)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 0003)+(CFGW5H & 00C0)+(CFGW6L & 0003)+(CFGW6H & 00E0)+(CFGW7L & 0003)+(CFGW7H & 0040)+SUM(IDs)	028E	289	
PIC18F248	None	SUM(0000:01FF)+SUM(0200:1FFF)+SUM(2000:3FFF)+(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L & 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0000)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 0003)+(CFGW5H & 00C0)+(CFGW6L & 0003)+(CFGW7L & 0003)+(CFGW7H & 0040)	C2B3	C209	
	Boot Block	SUM(0200:1FFF)+SUM(2000:3FFF)+(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L & 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0000)+(CFGW4H & 0085)+(CFGW4H & 0000)+(CFGW5L & 0003)+(CFGW5H & 00C0)+(CFGW6L & 0003)+(CFGW6H & 00E0)+(CFGW7L & 0003)+(CFGW7H & 0040)+SUM(IDs)	C48F	C435	
	Boot/Panel1/Panel2	(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L & 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0000)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 0003)+(CFGW5H & 00C0)+(CFGW6L & 0003)+(CFGW6H & 00E0)+(CFGW7L & 0003)+(CFGW7H & 0040)+SUM(IDs)	028C	287	
	All	(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L & 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0000)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 0003)+(CFGW5H & 00C0)+(CFGW6L & 0003)+(CFGW6H & 00E0)+(CFGW7L & 0003)+(CFGW7H & 0040)+SUM(IDs)	028C	287	

Legend: Item Description

CFGW = Configuration Word

SUM[a:b] = Sum of locations a to b inclusive

SUM_ID = Bytewise sum of lower four bits of all customer ID locations

+ = Addition

TABLE 5-4: CHECKSUM COMPUTATION (CONTINUED)

Device Code Protect		Checksum	Blank Value	0xAA at 0 and Max Address	
PIC18F252	None	SUM(0000:01FF)+SUM(0200:1FFF)+SUM(2000:3FFF)+SUM (4000:5FFF)+SUM(6000:7FFF)+(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0001)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 000F)+(CFGW5H & 000C)+(CFGW6L & 000F)+(CFGW6H & 00E0)+(CFGW7L & 000F)+(CFGW7H & 0040)	82D8	822E	
	Boot Block	SUM(0200:1FFF)+SUM(2000:3FFF)+SUM(4000:5FFF)+SUM (6000:7FFF)+(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0001)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 000F)+(CFGW5H & 00C0)+(CFGW6L & 000F)+(CFGW6H & 00E0)+(CFGW7L & 000F)+(CFGW7H & 0040)+SUM(IDs)	84B7	845D	
	Boot/Panel1/Panel2	SUM(4000:5FFF)+SUM(6000:7FFF)+(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0001)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 000F)+(CFGW5H & 00C0)+(CFGW6L & 000F)+(CFGW6H & 00E0)+(CFGW7L & 000F)+(CFGW7H & 0040)+SUM(IDs)	C2B4	C25A	
	All	(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0001)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 000F)+(CFGW5H & 00C0)+(CFGW6L & 000F)+(CFGW6H & 00E0)+(CFGW7L & 000F)+(CFGW7H & 0040)+SUM(IDs)	02A8	02A3	
PIC18F258	None	SUM(0000:01FF)+SUM(0200:1FFF)+SUM(2000:3FFF)+SUM (4000:5FFF)+SUM(6000:7FFF)+(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0000)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 000F)+(CFGW5H & 00C0)+(CFGW6L & 000F)+(CFGW6H & 00E0)+(CFGW7L & 000F)+(CFGW7H & 0040)	82D7	822D	
	Boot Block	SUM(0200:1FFF)+SUM(2000:3FFF)+SUM(4000:5FFF)+SUM (6000:7FFF)+(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0000)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 000F)+(CFGW5H & 00C0)+(CFGW6L & 000F)+(CFGW6H & 00E0)+(CFGW7L & 000F)+(CFGW7H & 0040)+SUM(IDs)	84B5	845B	
	Boot/Panel1/Panel2	SUM(4000:5FFF)+SUM(6000:7FFF)+(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0000)+(CFGW3H & 0000)+(CFGW3H & 0000)+(CFGW5L & 000F)+(CFGW5H & 00C0)+(CFGW6L & 000F)+(CFGW6H & 00E0)+(CFGW7L & 000F)+(CFGW7H & 0040)+SUM(IDs)	C2B2	C258	
Legend: <u>Iten</u>	All	(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0000)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 000F)+(CFGW5H & 00C0)+(CFGW6L & 000F)+(CFGW6H & 00E0)+(CFGW7L & 000F)+(CFGW7H & 0040)+SUM(IDs)	02A6	02A1	

Legend: <u>Item</u> <u>Description</u>

CFGW = Configuration Word

SUM[a:b] = Sum of locations a to b inclusive

SUM_ID = Bytewise sum of lower four bits of all customer ID locations

+ = Addition

TABLE 5-4:	CHECKSUM COMPUTATION	(CONTINUED)
------------	----------------------	-------------

Device	Code Protect	Checksum	Blank Value	0xAA at 0 and Max Address	
PIC18F442	None	SUM(0000:01FF)+SUM(0200:1FFF)+SUM(2000:3FFF)+(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0001)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 0003)+(CFGW5H & 00C0)+(CFGW6L & 0003)+(CFGW6H & 00E0)+(CFGW7L & 0003)+(CFGW7H & 0040)	C3B4	C20A	
	Boot Block	SUM(0200:1FFF)+SUM(2000:3FFF)+(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0001)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 0003)+(CFGW5H & 00C0)+(CFGW6L & 0003)+(CFGW6H & 00E0)+(CFGW7L & 0003)+(CFGW7H & 0040)+SUM(IDs)	C491	C437	
	Boot/Panel1/Panel2	(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0001)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 0003)+(CFGW5H & 00C0)+(CFGW6L & 0003)+(CFGW6H & 00E0)+(CFGW7L & 0003)+(CFGW7H & 0040)+SUM(IDs)	028E	289	
	All	(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0001)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 0003)+(CFGW5H & 00C0)+(CFGW6L & 0003)+(CFGW6H & 00E0)+(CFGW7L & 0003)+(CFGW7H & 0040)+SUM(IDs)	028E	289	
PIC18F448	None	SUM(0000:01FF)+SUM(0200:1FFF)+SUM(2000:3FFF)+(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0000)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 0003)+(CFGW6H & 00E0)+(CFGW7L & 0003)+(CFGW7H & 0040)	C2B3	C209	
	Boot Block	SUM(0200:1FFF)+SUM(2000:3FFF)+(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0000)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 0003)+(CFGW5H & 00C0)+(CFGW6L & 0003)+(CFGW6H & 00E0)+(CFGW7L & 0003)+(CFGW7H & 0040)+SUM(IDs)	C48F	C435	
	Boot/Panel1/Panel2	(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0000)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 0003)+(CFGW5H & 00C0)+(CFGW6L & 0003)+(CFGW6H & 00E0)+(CFGW7L & 0003)+(CFGW7H & 0040)+SUM(IDs)	028C	287	
	All	(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0000)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 0003)+(CFGW5H & 00C0)+(CFGW6L & 0003)+(CFGW6H & 00E0)+(CFGW7L & 0003)+(CFGW7H & 0040)+SUM(IDs)	028C	287	

Legend: <u>Item</u> <u>Description</u>

CFGW = Configuration Word

SUM[a:b] = Sum of locations a to b inclusive

SUM_ID = Bytewise sum of lower four bits of all customer ID locations

+ = Addition

TABLE 5-4: CHECKSUM COMPUTATION (CONTINUED)

Device	Code Protect	Checksum	Blank Value	0xAA at 0 and Max Address	
PIC18F452	None	SUM(0000:01FF)+SUM(0200:1FFF)+SUM(2000:3FFF)+SUM (4000:5FFF)+SUM(6000:7FFF)+(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0001)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 000F)+(CFGW5H & 00C0)+(CFGW6L & 000F)+(CFGW6H & 00E0)+(CFGW7L & 000F)+(CFGW7H & 0040)	82D8	822E	
	Boot Block	SUM(0200:1FFF)+SUM(2000:3FFF)+SUM(4000:5FFF)+SUM (6000:7FFF)+(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0001)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 000F)+(CFGW5H & 00C0)+(CFGW6L & 000F)+(CFGW6H & 00E0)+(CFGW7L & 000F)+(CFGW7H & 0040)+SUM(IDs)	84B7	845D	
	Boot/Panel1/Panel2	SUM(4000:5FFF)+SUM(6000:7FFF)+(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0001)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 000F)+(CFGW5H & 000C)+(CFGW6L & 000F)+(CFGW6H & 00E0)+(CFGW7L & 000F)+(CFGW7H & 0040)+SUM(IDs)	C2B4	C25A	
	All	(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0001)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 000F)+(CFGW5H & 00C0)+(CFGW6L & 000F)+(CFGW6H & 00E0)+(CFGW7L & 000F)+(CFGW7H & 0040)+SUM(IDs)	02A8	02A3	
PIC18F458	None	SUM(0000:01FF)+SUM(0200:1FFF)+SUM(2000:3FFF)+SUM (4000:5FFF)+SUM(6000:7FFF)+(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0000)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 000F)+(CFGW5H & 00C0)+(CFGW6L & 000F)+(CFGW6H & 00E0)+(CFGW7L & 000F)+(CFGW7H & 0040)	82D7	822D	
	Boot Block	SUM(0200:1FFF)+SUM(2000:3FFF)+SUM(4000:5FFF)+SUM (6000:7FFF)+(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0000)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 000F)+(CFGW5H & 00C0)+(CFGW6L & 000F)+(CFGW6H & 00E0)+(CFGW7L & 000F)+(CFGW7H & 0040)+SUM(IDs)	84B5	845B	
	Boot/Panel1/Panel2	SUM(4000:5FFF)+SUM(6000:7FFF)+(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0000)+(CFGW3H & 0000)+(CFGW3H & 0000)+(CFGW5L & 000F)+(CFGW5H & 00C0)+(CFGW6L & 000F)+(CFGW6H & 00E0)+(CFGW7L & 000F)+(CFGW7H & 0040)+SUM(IDs)	C2B2	C258	
Legend: <u>Iten</u>	All	(CFGW1L & 0000)+(CFGW1H & 0027)+(CFGW2L + 000F)+(CFGW2H & 000F)+(CFGW3L & 0000)+(CFGW3H & 0000)+(CFGW4L & 0085)+(CFGW4H & 0000)+(CFGW5L & 000F)+(CFGW5H & 00C0)+(CFGW6L & 000F)+(CFGW6H & 00E0)+(CFGW7L & 000F)+(CFGW7H & 0040)+SUM(IDs)	02A6	02A1	

Legend: <u>Item</u> <u>Description</u>

CFGW = Configuration Word

SUM[a:b] = Sum of locations a to b inclusive

SUM_ID = Bytewise sum of lower four bits of all customer ID locations

+ = Addition

5.6 Embedding Data EEPROM Information In the HEX File

To allow portability of code, a PIC18FXX2/XX8 programmer is required to read the data EEPROM information from the HEX file. If data EEPROM information is not present, a simple warning message should be issued. Similarly, when saving a HEX file, all data EEPROM information must be included. An option to not include the data EEPROM information may be provided. When embedding data EEPROM information in the HEX file, it should start at address F00000h.

Microchip Technology Inc. believes that this feature is important for the benefit of the end customer.

6.0 AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY TEST MODE

Param No.	Sym	Characteristic	Min	Мах	Units	Conditions
D110	Viнн	High Voltage Programming Voltage on MCLR/VPP	9.00	13.25	V	
D110A	VIHL	Low Voltage Programming Voltage on MCLR/VPP	2.00	5.50	V	
D111	Vdd	Supply Voltage during programming	2.00	5.50	V	Normal programming
			4.50	5.50	V	Bulk erase operations
D112	IPP	Programming Current on MCLR/VPP	_	300	μA	
D113	IDDP	Supply Current during programming	—	5	mA	
D031	VIL	Input Low Voltage	Vss	0.2 Vss	V	
D041	Viн	Input High Voltage	0.8 Vdd	Vdd	V	
D080	Vol	Output Low Voltage	—	0.6	V	IOL = 8.5 mA
D090	Vон	Output High Voltage	Vdd - 0.7	—	V	IOH = -3.0 mA
D012	Сю	Capacitive loading on I/O pin (SDATA)	—	50	pF	To meet AC specifications
P2	Tsclk	Serial Clock (SCLK) period	100	_	ns	VDD = 5.0V
			1	_	μS	VDD = 2.0V
P2A	TsclkL	Serial Clock (SCLK) Low time	40	_	ns	VDD = 5.0V
			400	-	ns	VDD = 2.0V
P2B	TsclkH	Serial Clock (SCLK) High time	40	-	ns	VDD = 5.0V
			400	_	ns	VDD = 2.0V
P3	Tset1	Input Data Setup Time to serial clock \downarrow	15		ns	
P4	Thld1	Input Data Hold Time from SCLK \downarrow	15	-	ns	
P5	Tdly1	Delay between 4-bit command and command operand	20		ns	
P5A	Tdly1a	Delay between 4-bit command operand and next 4-bit command	20	-	ns	
P6	Tdly2	Delay between last SCLK \downarrow of command byte to first SCLK \uparrow of read of data word	20	_	ns	
P9	Tdly5	SCLK High time (minimum programming time)	1	-	ms	
P10	Tdly6	SCLK Low time after programming (high voltage discharge time)	5		μs	
P11	Tdly7	Delay to allow self-timed data write or bulk erase to occur	5		ms	
P12	Thld2	Input Data Hold time from MCLR/VPP ↑	2	_	μS	
P13	Tset2	VDD ↑ Setup time to MCLR/VPP ↑	100	_	ns	
P14	Tvalid	Data Out Valid from SCLK ↑	10	_	ns	
P15	Tset3	PGM ↑ Setup time to MCLR/VPP ↑	2		μS	

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, KEELOQ, MPLAB, PIC, PICmicro, PICSTART and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

dsPIC, dsPICDEM.net, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 **China - Shanghai** Microchip Technology Consulting (Shanghai)

Kolovanji Politika Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 15-16, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-82350361 Fax: 86-755-82366086

China - Hong Kong SAR

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 India Microchip Technology Inc. India Liaison Office Divyasree Chambers 1 Floor, Wing A (A3/A4)

No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Microchip Technology (Barbados) Inc., Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139 FUROPE Austria Microchip Technology Austria GmbH Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark Microchip Technology Nordic ApS **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883 United Kingdom Microchip Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

11/15/02