H8/3001

Hardware Manual

Preface

The H8/3001 is a high-performance microcontroller that integrates system supporting functions together with an H8/300H CPU core.

This manual describes the H8/3001 CPU architecture, supporting functions, electrical characteristics, and package dimensions. For details of the instruction set, refer to the *H8/300H Programming Manual* (ADE-602-053).

Contents

Sectio	on 1	Overview	1
1.1	Overview	V	1
1.2	Block Di	agram	4
1.3	Pin Desc	ription	5
	1.3.1	Pin Arrangement	5
	1.3.2	Pin Functions	6
1.4	Pin Func	tions	9
Sectio	on 2	CPU	13
2.1		v	13
2.1	2.1.1	Features	13
	2.1.1	Differences from H8/300 CPU	14
2.2		erating Modes	15
2.2		Space	16
2.3		Configuration	10
2.4	2.4.1	Overview	17
	2.4.1		17
	2.4.2	General Registers	-
		Control Registers	19
2.5	2.4.4	Initial CPU Register Values	20
2.5		mats	21
	2.5.1	General Register Data Formats	21
	2.5.2	Memory Data Formats	22
2.6		on Set	24
	2.6.1	Instruction Set Overview	24
	2.6.2	Instructions and Addressing Modes	25
	2.6.3	Tables of Instructions Classified by Function	26
	2.6.4	Basic Instruction Formats	36
	2.6.5	Notes on Use of Bit Manipulation Instructions	
2.7	Addressi	ng Modes and Effective Address Calculation	37
	2.7.1	Addressing Modes	37
	2.7.2	Effective Address Calculation	40
2.8	Processir	ng States	44
	2.8.1	Overview	44
	2.8.2	Program Execution State	45
	2.8.3	Exception-Handling State	45
	2.8.4	Exception-Handling Sequences	47
	2.8.5	Bus-Released State	48
	2.8.6	Reset State	48
	2.8.7	Power-Down State	48

2.9	Basic O	perational Timing	49
	2.9.1	Overview	49
	2.9.2	On-Chip Memory Access Timing	49
	2.9.3	On-Chip Supporting Module Access Timing	51
	2.9.4	Access to External Address Space	52
Secti	ion 3	MCU Operating Modes	53
3.1	Overvie	и с W	53
	3.1.1	Operating Mode Selection	53
	3.1.2	Register Configuration	54
3.2		ontrol Register (MDCR)	55
3.3		Control Register (SYSCR)	56
3.4		ng Mode Descriptions	58
	3.4.1	Mode 1	58
	3.4.2	Mode 2	58
	3.4.3	Mode 3	58
	3.4.4	Mode 4	58
3.5	Pin Functions in Each Operating Mode		59
3.6		Map in Each Operating Mode	59
0.0		The man operating more and the second s	0,
Secti	ion 4	Exception Handling	61
4.1	Overvie	W	61
	4.1.1	Exception Handling Types and Priority	61
	4.1.2	Exception Handling Operation	61
	4.1.3	Exception Vector Table	62
4.2	Reset		63
	4.2.1	Overview	63
	4.2.2	Reset Sequence	63
	4.2.3	Interrupts after Reset	65
4.3	Interrup	ts	66
4.4	Trap Ins	truction	67
4.5	-		
	Stack St	atus after Exception Handling	67
4.6		atus after Exception Handlingn Stack Usage	67 68
	Notes or	n Stack Usage	
4.6 Secti 5.1	Notes or ion 5	· ·	68
Secti	Notes or ion 5 Overvie	n Stack Usage Interrupt Controller w	68 69 69
Secti	Notes or ion 5 Overvie 5.1.1	n Stack Usage Interrupt Controller w Features	68 69 69 69
Secti	Notes or ion 5 Overvie	n Stack Usage Interrupt Controller w	68 69 69

5.2	Register	Descriptions	72
	5.2.1	System Control Register (SYSCR)	72
	5.2.2	Interrupt Priority Registers A and B (IPRA, IPRB)	73
	5.2.3	IRQ Status Register (ISR)	79
	5.2.4	IRQ Enable Register (IER)	80
	5.2.5	IRQ Sense Control Register (ISCR)	81
5.3	Interrupt	Sources	82
	5.3.1	External Interrupts	82
	5.3.2	Internal Interrupts	83
	5.3.3	Interrupt Vector Table	83
5.4	Interrupt	Operation	86
	5.4.1	Interrupt Handling Process	86
	5.4.2	Interrupt Sequence	91
	5.4.3	Interrupt Response Time	92
5.5	Usage N	otes	93
	5.5.1	Contention between Interrupt and Interrupt-Disabling Instruction	93
	5.5.2	Instructions that Inhibit Interrupts	94
	5.5.3	Interrupts during EEPMOV Instruction Execution	94
Secti	on 6	Bus Controller	95
6.1	Overview	ν	95
	6.1.1	Features	95
	6.1.2	Block Diagram	96
	6.1.3	Input/Output Pins	97
	6.1.4	Register Configuration	97
6.2	Register	Descriptions	98
	6.2.1	Bus Width Control Register (ABWCR)	98
	6.2.2	Access State Control Register (ASTCR)	99
	6.2.3	Wait Control Register (WCR)	100
	6.2.4	Wait State Controller Enable Register (WCER)	101
	6.2.5	Bus Release Control Register (BRCR)	102
6.3	Operatio	n	103
	6.3.1	Area Division	103
	6.3.2	Data Bus	105
	6.3.3	Bus Control Signal Timing	106
	6.3.4	Wait Modes	114
	6.3.5	Bus Arbiter Operation	120
6.4	Usage N	otes	123
	6.4.1	ABWCR, ASTCR, and WCER Write Timing	123
	6.4.2	BREQ Input Timing	102

Sectio	on 7	I/O Ports	125
7.1	Overview	1	125
7.2	Port 4		127
	7.2.1	Overview	127
	7.2.2	Register Descriptions	128
	7.2.3	Pin Functions in Each Mode	130
	7.2.4	Input Pull-Up Transistors	131
7.3	Port 6		132
	7.3.1	Overview	132
	7.3.2	Register Descriptions	132
	7.3.3	Pin Functions	134
7.4	Port 7		134
	7.4.1	Overview	134
	7.4.2	Register Description	135
7.5	Port 8		136
	7.5.1	Overview	136
	7.5.2	Register Descriptions	136
	7.5.3	Pin Functions	138
7.6	Port 9		139
	7.6.1	Overview	139
	7.6.2	Register Descriptions	139
	7.6.3	Pin Functions	141
7.7	Port A		142
	7.7.1	Overview	142
	7.7.2	Register Descriptions	143
	7.7.3	Pin Functions	145
7.8	Port B		152
	7.8.1	Overview	152
	7.8.2	Register Descriptions	152
	7.8.3	Pin Functions	154
а <i>.</i> :	0		
Sectio		16-Bit Integrated Timer Unit (ITU)	
8.1		/	
		Features	
		Block Diagrams	
	8.1.3	Input/Output Pins	
	8.1.4	Register Configuration	
8.2		Descriptions	
	8.2.1	Timer Start Register (TSTR)	
	8.2.2	Timer Synchro Register (TSNC)	
	8.2.3	Timer Mode Register (TMDR)	173

	8.2.4	Timer Function Control Register (TFCR)	176
	8.2.5	Timer Output Master Enable Register (TOER)	178
	8.2.6	Timer Counters (TCNT)	180
	8.2.7	General Registers (GRA, GRB)	181
	8.2.8	Buffer Registers (BRA, BRB)	182
	8.2.9	Timer Control Registers (TCR)	183
	8.2.10	Timer I/O Control Register (TIOR)	185
	8.2.11	Timer Status Register (TSR)	187
	8.2.12	Timer Interrupt Enable Register (TIER)	190
8.3	CPU Inte	erface	192
	8.3.1	16-Bit Accessible Registers	192
	8.3.2	8-Bit Accessible Registers	194
8.4	Operatio	n	196
	8.4.1	Overview	196
	8.4.2	Basic Functions	196
	8.4.3	Synchronization	206
	8.4.4	PWM Mode	208
	8.4.5	Phase Counting Mode	212
	8.4.6	Buffering	214
	8.4.7	ITU Output Timing	220
8.5	Interrupt	S	221
	8.5.1	Setting of Status Flags	221
	8.5.2	Clearing of Status Flags	223
	8.5.3	Interrupt Sources	224
8.6	Usage N	otes	225
Cast	om ()	Des segue shis Timin a Dattary Controllar	0.4.1
Secti		Programmable Timing Pattern Controller	
9.1		W	
	9.1.1	Features	
	9.1.2	Block Diagram	
	9.1.3	TPC Pins	
0.0	9.1.4	Registers	
9.2	-	Descriptions	
	9.2.1	Port A Data Direction Register (PADDR)	
	9.2.2	Port A Data Register (PADR)	
	9.2.3	Port B Data Direction Register (PBDDR)	
	9.2.4	Port B Data Register (PBDR)	
	9.2.5	Next Data Register A (NDRA)	
	9.2.6	Next Data Register B (NDRB)	
	9.2.7	Next Data Enable Register A (NDERA)	
	9.2.8	Next Data Enable Register B (NDERB)	252

	9.2.9	TPC Output Control Register (TPCR)	253
	9.2.10	TPC Output Mode Register (TPMR)	256
9.3	Operatio	on	258
	9.3.1	Overview	258
	9.3.2	Output Timing	259
	9.3.3	Normal TPC Output	260
	9.3.4	Non-Overlapping TPC Output	262
	9.3.5	TPC Output Triggering by Input Capture	264
9.4	Usage N	Notes	
	9.4.1	Operation of TPC Output Pins	265
	9.4.2	Note on Non-Overlapping Output	265
Secti	on 10	Serial Communication Interface	267
10.1	Overvie	2W	267
	10.1.1	Features	267
	10.1.2	Block Diagram	269
	10.1.3	Input/Output Pins	270
	10.1.4	Register Configuration	270
10.2	Register	r Descriptions	271
	10.2.1	Receive Shift Register (RSR)	271
	10.2.2	Receive Data Register (RDR)	271
	10.2.3	Transmit Shift Register (TSR)	272
	10.2.4	Transmit Data Register (TDR)	272
	10.2.5	Serial Mode Register (SMR)	273
	10.2.6	Serial Control Register (SCR)	277
	10.2.7	Serial Status Register (SSR)	281
	10.2.8	Bit Rate Register (BRR)	285
10.3	Operatio	on	294
	10.3.1	Overview	294
	10.3.2	Operation in Asynchronous Mode	296
	10.3.3	Multiprocessor Communication	305
	10.3.4	Synchronous Operation	312
10.4	SCI Inte	errupts	321
10.5	Usage N	Notes	322
Secti	on 11	A/D Converter	327
11.1	Overvie	2W	
	11.1.1	Features	327
	11.1.2	Block Diagram	328
	11.1.3	Input Pins	
	11.1.4	Register Configuration	329

11.2	Register	Descriptions	330
	11.2.1	A/D Data Registers A to D (ADDRA to ADDRD)	330
	11.2.2	A/D Control/Status Register (ADCSR)	331
	11.2.3	A/D Control Register (ADCR)	334
11.3	CPU Inte	erface	335
11.4	Operatio	n	336
	11.4.1	Single Mode (SCAN = 0)	336
	11.4.2	Scan Mode (SCAN = 1)	338
	11.4.3	Input Sampling and A/D Conversion Time	340
11.5	Interrupt	s	341
11.6	Usage N	otes	341
Sectio	on 12	RAM	343
12.1	Overview	N	343
	12.1.1	Block Diagram	343
	12.1.2	Register Configuration	344
12.2	System C	Control Register (SYSCR)	345
12.3	Operatio	n	346
Sectio	on 13	Clock Pulse Generator	347
13.1	Overview	ν	347
	13.1.1	Block Diagram	347
13.2	Oscillato	r Circuit	348
	13.2.1	Connecting a Crystal Resonator	348
	13.2.2	External Clock Input	350
13.3	Duty Ad	justment Circuit	352
13.4	Prescale	⁻ S	352
Section	on 14	Power-Down State	353
14.1	Overview	N	353
14.2	Register	Configuration	354
	14.2.1	System Control Register (SYSCR)	354
14.3	Sleep Mo	ode	356
	14.3.1	Transition to Sleep Mode	356
	14.3.2	Exit from Sleep Mode	356
14.4	Software	Standby Mode	357
	14.4.1	Transition to Software Standby Mode	357
	14.4.2	Exit from Software Standby Mode	357
	14.4.3	Selection of Waiting Time for Exit from Software Standby Mode	358
	14.4.4	Sample Application of Software Standby Mode	359
	14.4.5	Note	359

14.5	Hardware	e Standby Mode	360
	14.5.1	Transition to Hardware Standby Mode	360
	14.5.2	Exit from Hardware Standby Mode	360
	14.5.3	Timing for Hardware Standby Mode	360
Sectio	on 15	Electrical Characteristics	361
15.1	Absolute	Maximum Ratings	361
15.2	Electrical	Characteristics	362
	15.2.1	DC Characteristics	
	15.2.2	AC Characteristics	370
	15.2.3	A/D Conversion Characteristics	376
15.3	Operation	nal Timing	377
	15.3.1	Bus Timing	377
	15.3.2	Control Signal Timing	381
	15.3.3	Clock Timing	383
	15.3.4	TPC and I/O Port Timing	
	15.3.5	ITU Timing	384
	15.3.6	SCI Input/Output Timing	385

Apper	ndix A	Instruction Set	387
A.1	Instructio	n List	387
A.2	Operation	1 Code Map	402
A.3	Number of	of States Required for Execution	405
Apper	ndix B	Register Field	414
B.1	Register A	Addresses and Bit Names	414
B.2	Register l	Descriptions	422
Apper	ndix C	I/O Port Block Diagrams	467
C.1	Port 4 Blo	ock Diagram	467
C.2	Port 6 Blo	ock Diagrams	468
C.3	Port 7 Blo	ock Diagram	471
C.4	Port 8 Blo	ock Diagrams	472
C.5	Port 9 Blo	ock Diagrams	474
C.6	Port A Bl	ock Diagrams	477
C.7	Port B Bl	ock Diagrams	480
Apper	ndix D	Pin States	481
D.1	Port State	es in Each Mode	481
D.2	Pin States	s at Reset	483
Apper	ndix E	Timing of Transition to and Recovery	
		from Hardware Standby Mode	486
Apper	ndix F	Package Dimensions	487
Apper	ndix G	Register Index	489

Section 1 Overview

1.1 Overview

The H8/3001 is a microcontroller (MCU) that integrates system supporting functions together with an H8/300H CPU core having an original Hitachi architecture.

The H8/300H CPU has a 32-bit internal architecture with sixteen 16-bit general registers, and a concise, optimized instruction set designed for speed. It can address a 16-Mbyte linear address space. Its instruction set is upward-compatible at the object-code level with the H8/300 CPU, enabling easy porting of software from the H8/300 Series.

The on-chip system supporting functions include RAM, a 16-bit integrated timer-pulse unit (ITU), a programmable timing pattern controller (TPC), a serial communication interface (SCI), an A/D converter, I/O ports, and other facilities. Four MCU operating modes offer a choice of data bus width and address space size.

Table 1-1 summarizes the H8/3001 features.

Feature	Description				
CPU	Upward-compatible with the H8/300 CPU at the object-code level				
	General-register machine				
	 Sixteen 16-bit general registers (also useable as sixteen 8-bit registers or eight 32-bit registers) 				
	High-speed operation				
	 Maximum clock rate: 16 MHz Add/subtract: 125 ns Multiply/divide: 875 ns 				
	Two CPU operating modes				
	 Normal mode (64-kbyte address space, not available in the H8/3001) Advanced mode (16-Mbyte address space) 				
	Instruction features				
	 8/16/32-bit data transfer, arithmetic, and logic instructions Signed and unsigned multiply instructions (8 bits × 8 bits, 16 bits × 16 bits) Signed and unsigned divide instructions (16 bits ÷ 8 bits, 32 bits ÷ 16 bits) Bit accumulator function Bit manipulation instructions with register-indirect specification of bit positions 				

Table 1-1 Features

Table 1-1 Features (cont)

Feature	Description				
Memory	 RAM: 512 bytes Four external interrupt pins: NMI, IRQ₀, IRQ₁, and IRQ₄ 20 internal interrupts Three selectable interrupt priority levels 				
Interrupt controller					
Bus controller	 Address space can be partitioned into eight areas, with independent bus specifications in each area 8-bit access or 16-bit access selectable for each area Two-state or three-state access selectable for each area Selection of four wait modes Bus arbitration function 				
16-bit integrated timer unit (ITU)	 Five 16-bit timer channels, capable of processing up to 10 pulse outputs or 10 pulse inputs 16-bit timer counter (channels 0 to 4) Two multiplexed output compare/input capture pins (channels 0 to 4) Operation can be synchronized (channels 0 to 4) PWM mode available (channels 0 to 4) Phase counting mode available (channel 2) Buffering available (channels 3 and 4) 				
Programmable timing pattern controller (TPC)	 Maximum 12-bit pulse output, using ITU as time base Up to three 4-bit pulse output groups (or one 12-bit group, one 8-bit group, and one 4-bit group) Non-overlap mode available 				
Serial communication interface (SCI), 1 channel	 Selection of asynchronous or synchronous mode Full duplex: can transmit and receive simultaneously On-chip baud-rate generator 				
A/D converter	 Resolution: 10 bits Four channels, with selection of single or scan mode Variable analog conversion voltage range Sample-and-hold function 				
I/O ports	 28 input/output pins 4 input-only pins				

Table 1-1 Features (cont)

Feature Description

Operating modes Four MCU operating modes

	Mode	Addres Space	s Address Pins	Initial Bus Width	Max. Bus Width
	Mode 1	1 Mbyte	A_0 to A_{19}	8 bits	16 bits
	Mode 2	1 Mbyte	A_0 to A_{19}	16 bits	16 bits
	Mode 3	16 Mbyt	te A_0 to A_{23}	8 bits	16 bits
	Mode 4	16 Mbyt	te A_0 to A_{23}	16 bits	16 bits
Power-down state	· · · · · · · · · · · · · · · · · · ·				
Other features	On-chip c	lock oscilla	itor		
Product lineup	Model	l	Package	Power Sup	ply Voltage
	HD64130		80-pin QFP	5 V ± 10%	
	HD64130	01VF	(FP-80A)	2.7 V to 5.5	V
	HD64130		80-pin TQFP	5 V ± 10%	
	HD6413001VTF		(TFP-80C)	2.7 V to 5.5 V	

1.2 Block Diagram



Figure 1-1 Block Diagram of H8/3001

1.3 Pin Description

1.3.1 Pin Arrangement





Figure 1-2 Pin Arrangement (FP-80A, TFP-80C Top View)

1.3.2 Pin Functions

Pin Assignments in Each Mode: Table 1-2 lists the pin assignments in each mode.

Table 1-2	H8/3001	Pin	Assignments	in	Each	Mode

Pin	in Pin Name								
	Mode 1	Mode 2	Mode 3	Mode 4					
1	P9 ₀ /TxD	P9 ₀ /TxD	P9 ₀ /TxD	P9 ₀ /TxD					
2	P9 ₂ /RxD	P9 ₂ /RxD	P9 ₂ /RxD	P9 ₂ /RxD					
3	P9 ₄ /SCK/IRQ ₄								
4	V _{SS}	V _{SS}	V _{SS}	V _{SS}					
5	P4 ₀ /D ₀ *1	P40*2/D0	P4 ₀ /D ₀ *1	P40*2/D0					
6	P4 ₁ /D ₁ *1	P41*2/D1	P41/D1*1	P41 ^{*2} /D1					
7	P4 ₂ /D ₂ *1	P42*2/D2	P4 ₂ /D ₂ *1	P42*2/D2					
8	P4 ₃ /D ₃ *1	P43 ^{*2} /D3	P4 ₃ /D ₃ *1	P43 ^{*2} /D3					
9	P4 ₄ /D ₄ *1	P44 ^{*2} /D4	P4 ₄ /D ₄ *1	P44 ^{*2} /D4					
10	P4 ₅ /D ₅ *1	P45 ^{*2} /D5	P4 ₅ /D ₅ *1	P45 ^{*2} /D5					
11	P4 ₆ /D ₆ *1	P46 ^{*2} /D6	P4 ₆ /D ₆ *1	P46 ^{*2} /D6					
12	P4 ₇ /D ₇ *1	P47 ^{*2} /D7	P4 ₇ /D ₇ *1	P4 ₇ *²/D ₇					
13	D ₈	D ₈	D ₈	D ₈					
14	D ₉	D ₉	D ₉	D ₉					
15	D ₁₀	D ₁₀	D ₁₀	D ₁₀					
16	D ₁₁	D ₁₁	D ₁₁	D ₁₁					
17	D ₁₂	D ₁₂	D ₁₂	D ₁₂					
18	D ₁₃	D ₁₃	D ₁₃	D ₁₃					
19	D ₁₄	D ₁₄	D ₁₄	D ₁₄					
20	D ₁₅	D ₁₅	D ₁₅	D ₁₅					
21	V _{CC}	V _{CC}	V _{CC}	V _{CC}					
22	A ₀	A ₀	A ₀	A ₀					
23	A ₁	A ₁	A ₁	A ₁					
24	A ₂	A ₂	A ₂	A ₂					
25	A ₃	A ₃	A ₃	A ₃					
26	A ₄	A ₄	A ₄	A ₄					
27	A ₅	A ₅	A ₅	A ₅					

Pin	Pin Name								
	Mode 1	Mode 2	Mode 3	Mode 4					
28	A ₆	A ₆	A ₆	A ₆					
29	A ₇	A ₇	A ₇	A ₇					
30	V _{SS}	V _{SS}	V _{SS}	V _{SS}					
31	A ₈	A ₈	A ₈	A ₈					
32	A ₉	A ₉	A ₉	A ₉					
33	A ₁₀	A ₁₀	A ₁₀	A ₁₀					
34	A ₁₁	A ₁₁	A ₁₁	A ₁₁					
35	A ₁₂	A ₁₂	A ₁₂	A ₁₂					
36	A ₁₃	A ₁₃	A ₁₃	A ₁₃					
37	A ₁₄	A ₁₄	A ₁₄	A ₁₄					
38	A ₁₅	A ₁₅	A ₁₅	A ₁₅					
39	A ₁₆	A ₁₆	A ₁₆	A ₁₆					
40	A ₁₇	A ₁₇	A ₁₇	A ₁₇					
41	A ₁₈	A ₁₈	A ₁₈	A ₁₈					
42	A ₁₉	A ₁₉	A ₁₉	A ₁₉					
43	P6 ₀ /WAIT	P6 ₀ /WAIT	P6 ₀ /WAIT	P6 ₀ /WAIT					
44	P6 ₁ /BREQ	P6 ₁ /BREQ	P6 ₁ /BREQ	P6 ₁ /BREQ					
45	P6 ₂ /BACK	P6 ₂ /BACK	P6 ₂ /BACK	P6 ₂ /BACK					
46	Ø	Ø	Ø	Ø					
47	STBY	STBY	STBY	STBY					
48	RES	RES	RES	RES					
49	NMI	NMI	NMI	NMI					
50	V _{SS}	V _{SS}	V _{SS}	V _{SS}					
51	EXTAL	EXTAL	EXTAL	EXTAL					
52	XTAL	XTAL	XTAL	XTAL					
53	V _{CC}	V _{CC}	V _{CC}	V _{CC}					
54	ĀS	ĀS	ĀS	ĀS					
55	RD	RD	RD	RD					
56	HWR	HWR	HWR	HWR					
57	LWR	LWR	LWR	LWR					

 Table 1-2
 H8/3001 Pin Assignments in Each Mode (cont)

Pin	n Pin Name									
No.	Mode 1	Mode 2	Mode 3	Mode 4						
58	MD ₀	MD ₀	MD ₀	MD ₀						
59	MD ₁	MD ₁	MD ₁	MD ₁						
60	MD ₂	MD ₂	MD ₂	MD ₂						
61	AV _{CC}	AV _{CC}	AV _{CC}	AV _{CC}						
62	P7 ₀ /AN ₀									
63	P7 ₁ /AN ₁									
64	P7 ₂ /AN ₂									
65	P7 ₃ /AN ₃									
66	AV _{SS}	AV _{SS}	AV _{SS}	AV _{SS}						
67	P8 ₀ /IRQ ₀	P8 ₀ /IRQ ₀	P80/IRQ0	P8 ₀ /IRQ ₀						
68	P8 ₁ /IRQ ₁									
69	PA0/TP0/TCLKA	PA0/TP0/TCLKA	PA0/TP0/TCLKA	PA0/TP0/TCLKA						
70	PA ₁ /TP ₁ /TCKLKB	PA1/TP1/TCKLKB	PA1/TP1/TCKLKB	PA1/TP1/TCKLKB						
71	PA ₂ /TP ₂ /TIOCA ₀ / TCLKC									
72	PA ₃ /TP ₃ /TIOCB ₀ / TCLKD	PA ₃ /TP ₃ /TIOCB ₀ / TCLKD	PA ₃ /TP ₃ /TIOCB ₀ / TCLKD	PA3/TP3/TIOCB0/ TCLKD						
73	PA ₄ /TP ₄ /TIOCA ₁	PA ₄ /TP ₄ /TIOCA ₁	A ₂₃	A ₂₃						
74	PA ₅ /TP ₅ /TIOCB ₁	PA ₅ /TP ₅ /TIOCB ₁	A ₂₂	A ₂₂						
75	PA ₆ /TP ₆ /TIOCA ₂	PA ₆ /TP ₆ /TIOCA ₂	A ₂₁	A ₂₁						
76	PA7/TP7/TIOCB2	PA7/TP7/TIOCB2	A ₂₀	A ₂₀						
77	PB ₀ /TP ₈ /TIOCA ₃	PB ₀ /TP ₈ /TIOCA ₃	PB ₀ /TP ₈ /TIOCA ₃	PB0/TP8/TIOCA3						
78	PB ₁ /TP ₉ /TIOCB ₃									
79	PB ₂ /TP ₁₀ /TIOCA ₄									
80	PB ₃ /TP ₁₁ /TIOCB ₄									

 Table 1-2
 H8/3001 Pin Assignments in Each Mode (cont)

Notes: 1. In modes 1 and 3 the P4₀ to P4₇ functions of pins P4₀/D₀ to P4₇/D₇ are selected after a reset, but they can be changed by software.

In modes 2 and 4 the D₀ to D₇ functions of pins P4₀/D₀ to P4₇/D₇ are selected after a reset, but they can be changed by software.

1.4 Pin Functions

Table 1-3 summarizes the pin functions.

Table 1-3 Pin Functions

		Pin No.							
Туре	Symbol	QFP-112	I/O	Name	and Fun	ction			
Power	V _{CC}	21, 53	Input		Connect		o the power supply ins to the +5-V system		
	V _{SS}	4, 30, 50	Input	Ground: For connection to ground (0 V). Connect all V_{SS} pins to the 0-V system por supply.					
Clock	ock XTAL 52 Input For connection to a crystal reson For examples of crystal resonate clock input, see section 13, Cloc Gangerator.						esonator and external		
	EXTAL	51	Input	For connection to a crystal resonator or input an external clock signal. For examples of crystal resonator and external clock input, se section 13, Clock Pulse Generator.					
	Ø	46	Output		n clock: al devices		the system clock to		
Operating mode control	MD ₂ to MD ₀	, 60 to 58	Input		2 to mod as follow		setting the operating		
				MD ₂	MD ₁	MD ₀	Operating Mode		
				0	0	0	_		
				0	0	1	Mode 1		
				0	1	0	Mode 2		
				0	1	1	Mode 3		
				1	0	0	Mode 4		
				1	0	1			
				1	1	0			
				1	1	1			

		Pin No.		
Туре	Symbol	QFP-112	I/O	Name and Function
System control	RES	48	Input	Reset input: When driven low, this pin resets the H8/3001
	STBY	47	Input	Standby: When driven low, this pin forces a transition to hardware standby mode
	BREQ	44	Input	Bus request: Used by an external bus master to request the bus right from the H8/3001
	BACK	45	Output	Bus request acknowledge: Indicates that the bus has been granted to an external bus master
Interrupts	NMI	49	Input	Nonmaskable interrupt: Requests a nonmaskable interrupt
	$\frac{\overline{IRQ_4}}{IRQ_0}, \overline{IRQ_1},$	3, 68, 67	Input	Interrupt request 4, 1, 0: Maskable interrupt request pins
Address bus	A_{23} to A_0	73 to 76, 42 to 31, 29 to 22	Output	Address bus: Outputs address signals
Data bus	D_{15} to D_0	20 to 5	Input/ output	Data bus: Bidirectional data bus
Bus control	AS	54	Output	Address strobe: Goes low to indicate valid address output on the address bus
	RD	55	Output	Read: Goes low to indicate reading from the external address space
	HWR	56	Output	High write: Goes low to indicate writing to the external address space; indicates valid data on the upper data bus (D_{15} to D_8).
	LWR	57	Output	Low write: Goes low to indicate writing to the external address space; indicates valid data on the lower data bus $(D_7 \text{ to } D_0)$.
	WAIT	43	Input	Wait: Requests insertion of wait states in bus cycles during access to the external address space

Table 1-3 Pin Functions (cont)

		Pin No.		
Туре	Symbol	QFP-112	I/O	Name and Function
16-bit integrated	TCLKD to TCLKA	72 to 69	Input	Clock input A to D: External clock inputs
timer unit (ITU)	TIOCA ₄ to TIOCA ₀	79, 77, 75, 73, 71	Input/ output	Input capture/output compare A4 to A0: GRA4 to GRA0 output compare or input capture, or PWM output
	TIOCB ₄ to TIOCB ₀	80, 78, 76, 74, 72	Input/ output	Input capture/output compare B4 to B0: GRB4 to GRB0 output compare or input capture, or PWM output
Programmable timing pattern controller (TPC)	TP ₁₁ to TP ₀	80 to 69	Output	TPC output 11 to 0: Pulse output
Serial com-	TxD	1	Output	Transmit data: SCI data output
munication interface (SCI)	RxD	2	Input	Receive data: SCI data input
	SCK	3	Input/ output	Serial clock: SCI clock input/output
A/D	${\sf AN}_3$ to ${\sf AN}_0$	65 to 62	Input	Analog 3 to 0: Analog input pins
converter	AV _{CC}	61	Input	Power supply pin for the A/D converter. Connect to the system power supply (+5 V) when not using the A/D converter.
	AV _{SS}	66	Input	Ground pin for the A/D converter. Connect to system ground (0 V) when not using the A/D converter.
I/O ports	P4 ₇ to P4 ₀	12 to 5	Input/ output	Port 4: Eight input/output pins. The direction of each pin can be selected in the port 4 data direction register (P4DDR).
	P6 ₂ to P6 ₀	45 to 43	Input/ output	Port 6: Three input/output pins. The direction of each pin can be selected in the port 6 data direction register (P6DDR).
	$P7_3$ to $P7_0$	65 to 62	Input	Port 7: Four input pins
	P8 ₁	68	Input	Port 8: Two input/output pins. The direction of
	P8 ₀	67	Input/ output	each pin can be selected in the port 8 data direction register (P8DDR).

Table 1-3Pin Functions (cont)

	Pin No.		
Symbol	QFP-112	I/O	Name and Function
P9 ₄ , P9 ₂ , P9 ₀	3 to 1	Input/ output	Port 9: Three input/output pins. The direction of each pin can be selected in the port 9 data direction register (P9DDR).
PA ₇ to PA ₀	76 to 69	Input/ output	Port A: Eight input/output pins. The direction of each pin can be selected in the port A data direction register (PADDR).
0 0		Input/ output	Port B: Four input/output pins. The direction of each pin can be selected in the port B data direction register (PBDDR).
	P9 ₄ , P9 ₂ , P9 ₀ PA ₇ to PA ₀	Symbol QFP-112 P94, P92, P90 3 to 1 P90 76 to 69	Symbol QFP-112 I/O P94, P92, P90 3 to 1 Input/ output PA7 to PA0 76 to 69 Input/ output PB3 to PB0 80 to 77 Input/

Table 1-3 Pin Functions (cont)

Section 2 CPU

2.1 Overview

The H8/300H CPU is a high-speed central processing unit with an internal 32-bit architecture that is upward-compatible with the H8/300 CPU. The H8/300H CPU has sixteen 16-bit general registers, can address a 16-Mbyte linear address space, and is ideal for realtime control.

2.1.1 Features

The H8/300H CPU has the following features.

• Upward compatibility with H8/300 CPU

Can execute H8/300 series object programs without alteration

• General-register architecture

Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-bit registers)

- Sixty-two basic instructions
 - 8/16/32-bit arithmetic and logic instructions
 - Multiply and divide instructions
 - Powerful bit-manipulation instructions
- Eight addressing modes
 - Register direct [Rn]
 - Register indirect [@ERn]
 - Register indirect with displacement [@(d:16, ERn) or @(d:24, ERn)]
 - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
 - Absolute address [@aa:8, @aa:16, or @aa:24]
 - Immediate [#xx:8, #xx:16, or #xx:32]
 - Program-counter relative [@(d:8, PC) or @(d:16, PC)]
 - Memory indirect [@@aa:8]
- 16-Mbyte linear address space

- High-speed operation
 - All frequently-used instructions execute in two to four states
 - Maximum clock frequency: 16 MHz
 - 8/16/32-bit register-register add/subtract: 125 ns
 - 8 × 8-bit register-register multiply: 875 ns
 - $-16 \div 8$ -bit register-register divide: 875 ns
 - 16 × 16-bit register-register multiply: 1.375 µs
 - $-32 \div 16$ -bit register-register divide: 1.375 µs
- Two CPU operating modes
 - Normal mode (not available in H8/3001)
 - Advanced mode
- Low-power mode

Transition to power-down state by SLEEP instruction

2.1.2 Differences from H8/300 CPU

In comparison to the H8/300 CPU, the H8/300H has the following enhancements.

• More general registers

Eight 16-bit registers have been added.

- Expanded address space
 - Advanced mode supports a maximum 16-Mbyte address space.
 - Normal mode supports the same 64-kbyte address space as the H8/300 CPU.
- Enhanced addressing

The addressing modes have been enhanced to make effective use of the 16-Mbyte address space.

- Enhanced instructions
 - Data transfer, arithmetic, and logic instructions can operate on 32-bit data.
 - Signed multiply/divide instructions and other instructions have been added.

2.2 CPU Operating Modes

The H8/300H CPU has two operating modes: normal and advanced. Normal mode supports a maximum 64-kbyte address space. Advanced mode supports up to 16 Mbytes. See figure 2-1. The H8/3001 uses only advanced mode.



Figure 2-1 CPU Operating Modes

2.3 Address Space

The maximum address space of the H8/300H CPU is 16 Mbytes. The H8/3001 has two operating modes (MCU modes), one providing a 1-Mbyte address space, the other supporting the full 16 Mbytes.

Figure 2-2 shows the H8/3001's address ranges. For further details see section 3.6, Memory Map in Each Operating Mode.

The 1-Mbyte operating mode uses 20-bit addressing. The upper 4 bits of effective addresses are ignored.



Figure 2-2 Memory Map

2.4 Register Configuration

2.4.1 Overview

The H8/300H CPU has the internal registers shown in figure 2-3. There are two types of registers: general registers and control registers.





2.4.2 General Registers

The H8/300H CPU has eight 32-bit general registers. These general registers are all functionally alike and can be used without distinction between data registers and address registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. When the general registers are used as 32-bit registers or as address registers, they are designated by the letters ER (ER0 to ER7).

The ER registers divide into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit general registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum sixteen 8-bit registers.

Figure 2-4 illustrates the usage of the general registers. The usage of each register can be selected independently.



Figure 2-4 Usage of General Registers

General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2-5 shows the stack.



Figure 2-5 Stack

2.4.3 Control Registers

The control registers are the 24-bit program counter (PC) and the 8-bit condition code register (CCR).

Program Counter (PC): This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word) or a multiple of 2 bytes, so the least significant PC bit is ignored. When an instruction is fetched, the least significant PC bit is regarded as 0.

Condition Code Register (CCR): This 8-bit register contains internal CPU status information, including the interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags.

Bit 7—Interrupt Mask Bit (I): Masks interrupts other than NMI when set to 1. NMI is accepted regardless of the I bit setting. The I bit is set to 1 at the start of an exception-handling sequence.

Bit 6—User Bit or Interrupt Mask Bit (UI): Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions. This bit can also be used as an interrupt mask bit. For details see section 5, Interrupt Controller.

Bit 5—Half-Carry Flag (H): When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.

Bit 4—User Bit (U): Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.

Bit 3—Negative Flag (N): Indicates the most significant bit (sign bit) of data.

Bit 2—Zero Flag (Z): Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.

Bit 1—Overflow Flag (V): Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.

Bit 0—Carry Flag (C): Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow
- Shift and rotate instructions, to store the value shifted out of the end bit

The carry flag is also used as a bit accumulator by bit manipulation instructions.

Some instructions leave flag bits unchanged. Operations can be performed on CCR by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used by conditional branch (Bcc) instructions.

For the action of each instruction on the flag bits, see appendix A.1, Instruction List. For the I and UI bits, see section 5, Interrupt Controller.

2.4.4 Initial CPU Register Values

In reset exception handling, PC is initialized to a value loaded from the vector table, and the I bit in CCR is set to 1. The other CCR bits and the general registers are not initialized. In particular, the stack pointer (ER7) is not initialized. The stack pointer must therefore be initialized by an MOV.L instruction executed immediately after a reset.

2.5 Data Formats

The H8/300H CPU can process 1-bit, 4-bit (BCD), 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n (n = 0, 1, 2, ..., 7) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

2.5.1 General Register Data Formats

Figures 2-6 and 2-7 show the data formats in general registers.



Figure 2-6 General Register Data Formats (1)



Figure 2-7 General Register Data Formats (2)

2.5.2 Memory Data Formats

Figure 2-8 shows the data formats on memory. The H8/300H CPU can access word data and longword data on memory, but word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, no address error occurs but the least significant bit of the address is regarded as 0, so the access starts at the preceding address. This also applies to instruction fetches.



Figure 2-8 Memory Data Formats

When ER7 (SP) is used as an address register to access the stack, the operand size should be word size or longword size.

2.6 Instruction Set

2.6.1 Instruction Set Overview

The H8/300H CPU has 62 types of instructions, which are classified in table 2-1.

Function	Instruction	Types
Data transfer	MOV, PUSH*1, POP*1, MOVTPE*2, MOVFPE*2	3
Arithmetic operations	ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS, DAA, DAS, MULXU, DIVXU, MULXS, DIVXS, CMP, NEG, EXTS, EXTU	18
Logic operations	AND, OR, XOR, NOT	4
Shift operations	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST	14
Branch	Bcc*3, JMP, BSR, JSR, RTS	5
System control	TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	9
Block data transfer	EEPMOV	1

Table 2-1 Instruction Classification

Total 62 types

- Notes: 1. POP.W Rn is identical to MOV.W @SP+, Rn. PUSH.W Rn is identical to MOV.W Rn, @-SP. POP.L ERn is identical to MOV.L @SP+, Rn. PUSH.L ERn is identical to MOV.L Rn, @-SP.
 - 2. They are not available in the H8/3001.
 - 3. Bcc is a generic branching instruction.

2.6.2 Instructions and Addressing Modes

Table 2-2 indicates the instructions available in the H8/300H CPU.

Table 2-2 Instructions and Addressing Modes

		Addressing Modes												
					@	@					@	@		
F		<i></i>	D	@ F D	•	(d:24,			@	@	(d:8,			
Function	Instruction	#xx	Rn	@ERn	,	ERn)	@-ERn		aa:16		PC)	PC)	aa:8	Implied
Data transfer	MOV	BWL	BWL	BWL	BWL	BWL	BWL	В	BWL	BWL				
แลกอเอา	POP, PUSH													WL
	MOVFPE, MOVTPE								В	_				_
	,		BWL		_	_	_	_	_	_		_		'
operations	500	WL	BWL	_	_	_	_	_	_		_	_	_	
	ADDX, SUBX	В	В	_					_					
	ADDS, SUBS	_	L											
	INC, DEC	_	BWL		_	_		_				_	_	_
	DAA, DAS		В		_	_								_
	DIVXU, MULXS, MULXU, DIVXS	_	BW		_	_	_	_		_				—
	NEG	_	BWL	_	_	_	_	_	_	_	_	_	_	_
	EXTU, EXTS	_	WL	_	_	_	_	_	_	_	_	_	_	_
Logic operations	AND, OR, XOR	BWL	BWL					_		_				_
	NOT		BWL											
Shift instruc	ctions		BWL	—	—									
Bit manipul	lation		В	В	_			В						
Branch	Bcc, BSR	_		_	_	_		_	_	_	0	0	_	_
	JMP, JSR	_	_	o		_				0			o	
	RTS	_		_	_	_	_	_	_	_			_	0
System	TRAPA	_	_	_	_	_	_	_	_	_	_	_	_	0
control	RTE	_	_	_	_	_	_	_	_	_	_	_	_	0
	SLEEP	_	_	_	_	_	_	_	_	_	_	_	_	0
	LDC	В	В	W	W	W	W	_	W	W	_	_	_	_
	STC	_	В	W	W	W	W	_	W	W	_	_	_	_
	ANDC, ORC, XORC	В	_	_	_	_	_	_	_	_	_	_	_	_
	NOP	_	_	_	_	_	_	_	_	_	_	_	_	0
Block data	transfer	_	_	_	_	_	_	_	_	_	_	_	_	BW
Legend														

Legend

B: Byte

W: Word

L: Longword
2.6.3 Tables of Instructions Classified by Function

Tables 2-3 to 2-10 summarize the instructions in each functional category. The operation notation used in these tables is defined next.

Operation Notation

Rd	General register (destination)*	
Rs	General register (source)*	
Rn	General register*	
ERn	General register (32-bit register or address register)	
(EAd)	Destination operand	
(EAs)	Source operand	
CCR	Condition code register	
N	N (negative) flag of CCR	
Z	Z (zero) flag of CCR	
V	V (overflow) flag of CCR	
С	C (carry) flag of CCR	
PC	Program counter	
SP	Stack pointer	
#IMM	Immediate data	
disp	Displacement	
+	Addition	
_	Subtraction	
×	Multiplication	
÷	Division	
^	AND logical	
~	OR logical	
\oplus	Exclusive OR logical	
\rightarrow	Move	
ר	NOT (logical complement)	
:3/:8/:16/:24	3-, 8-, 16-, or 24-bit length	

Note: * General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit data or address registers (ER0 to ER7).

Table 2-3 I	Data Transfer	Instructions
-------------	---------------	--------------

Instruction	Size*	Function	
MOV	B/W/L	$(EAs) \rightarrow Rd, Rs \rightarrow (EAd)$	
		Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.	
MOVFPE	В	$(EAs) \rightarrow Rd$	
		Cannot be used in the H8/3001.	
MOVTPE	В	$Rs \rightarrow (EAs)$	
		Cannot be used in the H8/3001.	
POP	W/L	$@SP+ \rightarrow Rn$	
		Pops a general register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. Similarly, POP.L ERn is identical to MOV.L @SP+, ERn.	
PUSH	W/L	$Rn \rightarrow @-SP$	
		Pushes a general register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. Similarly, PUSH.L ERn is identical to MOV.L ERn, @-SP.	
B:	e refers to Byte Word	o the operand size.	

Table 2-4 Arithmetic Operation Instructions

Instruction	Size*	Function		
ADD,	B/W/L	$Rd \pm Rs \to Rd, Rd \pm \#IMM \to Rd$		
SUB		Performs addition or subtraction on data in two general registers, or on immediate data and data in a general register. (Immediate byte data cannot be subtracted from data in a general register. Use the SUBX or ADD instruction.)		
ADDX,	В	$Rd \pm Rs \pm C \to Rd, Rd \pm \#IMM \pm C \to Rd$		
SUBX		Performs addition or subtraction with carry or borrow on data in two general registers, or on immediate data and data in a general register.		
INC,	B/W/L	$Rd \pm 1 \rightarrow Rd, Rd \pm 2 \rightarrow Rd$		
DEC		Increments or decrements a general register by 1 or 2. (Byte operands can be incremented or decremented by 1 only.)		
ADDS,	L	$Rd \pm 1 \to Rd, Rd \pm 2 \to Rd, Rd \pm 4 \to Rd$		
SUBS		Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register.		
DAA, DAS	В	Rd decimal adjust \rightarrow Rd		
		Decimal-adjusts an addition or subtraction result in a general register by referring to CCR to produce 4-bit BCD data.		
MULXU	B/W	$Rd \times Rs \to Rd$		
		Performs unsigned multiplication on data in two general registers: either 8 bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits.		
MULXS	B/W	$Rd \times Rs \to Rd$		
		Performs signed multiplication on data in two general registers: either 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits.		

Note: * Size refers to the operand size.

B: Byte

W: Word

Table 2-4 Arithmetic Operation Instructions (cont)

B/W		
D/VV	$Rd \div Rs \to Rd$	
	Performs unsigned division on data in two general registers: either 16 bits \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder or 32 bits \div 16 bits \rightarrow 16-bit quotient and 16-bit remainder.	
B/W	$Rd \div Rs \to Rd$	
	Performs signed division on data in two general registers: either 16 bits \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder, or 32 bits \div 16 bits \rightarrow 16-bit quotient and 16-bit remainder.	
B/W/L	Rd – Rs, Rd – #IMM	
	Compares data in a general register with data in another general register or with immediate data, and sets CCR according to the result.	
B/W/L	$0 - Rd \rightarrow Rd$	
	Takes the two's complement (arithmetic complement) of data in a general register.	
W/L	Rd (sign extension) \rightarrow Rd	
	Extends byte data in the lower 8 bits of a 16-bit register to word data, or extends word data in the lower 16 bits of a 32-bit register to longword data, by extending the sign bit.	
W/L	Rd (zero extension) $\rightarrow Rd$	
	Extends byte data in the lower 8 bits of a 16-bit register to word data, or extends word data in the lower 16 bits of a 32-bit register to longword data, by padding with zeros.	
	B/W/L B/W/L W/L	

B: Byte W: Word

Table 2-5 Logic Operation Instructions

Instruction	Size*	Function	
AND	B/W/L	$Rd \land Rs \to Rd, Rd \land \#IMM \to Rd$	
		Performs a logical AND operation on a general register and another general register or immediate data.	
OR	B/W/L	$Rd \lor Rs \to Rd, \ Rd \lor \#IMM \to Rd$	
		Performs a logical OR operation on a general register and another general register or immediate data.	
XOR	B/W/L	$Rd \oplus Rs \to Rd, Rd \oplus \#IMM \to Rd$	
		Performs a logical exclusive OR operation on a general register and another general register or immediate data.	
NOT	B/W/L	$\neg \operatorname{Rd} \rightarrow \operatorname{Rd}$	
		Takes the one's complement of general register contents.	
	e refers to Byte	the operand size.	

- W: Word
- L: Longword

Table 2-6 Shift Instructions

Instruction	Size*	Function
SHAL,	B/W/L	$Rd (shift) \to Rd$
SHAR		Performs an arithmetic shift on general register contents.
SHLL, SHLR	B/W/L	$Rd (shift) \to Rd$
		Performs a logical shift on general register contents.
ROTL, ROTR	B/W/L	Rd (rotate) \rightarrow Rd
		Rotates general register contents.
ROTXL, ROTXR	B/W/L	Rd (rotate) \rightarrow Rd
		Rotates general register contents through the carry bit.
Notor * Cizo	roforo to	the operand size

Note: * Size refers to the operand size.

B: Byte

W: Word

Table 2-7Bit Manipulation Instructions

Instruction	Size*	Function
BSET	В	$1 \rightarrow (\text{ of })$
		Sets a specified bit in a general register or memory operand to 1. The bit number is specified by 3-bit immediate data or the lower 3 bits of a general register.
BCLR	В	$0 \rightarrow (\text{ of })$
		Clears a specified bit in a general register or memory operand to 0. The bit number is specified by 3-bit immediate data or the lower 3 bits of a general register.
BNOT	В	\neg (<bit-no.> of <ead>) \rightarrow (<bit-no.> of <ead>)</ead></bit-no.></ead></bit-no.>
		Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower 3 bits of a general register.
BTST	В	\neg (<bit-no.> of <ead>) \rightarrow Z</ead></bit-no.>
		Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower 3 bits of a general register.
BAND	В	$C \land (<\!bit-No.\!> of <\!\mathsf{EAd\!\!>}) \to C$
		ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIAND	В	$C \land [\neg \ (<\!bit\!-\!No.\!> of <\!\mathsf{E\!Ad\!\!>})] \to C$
		ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.
		The bit number is specified by 3-bit immediate data.
Note: * Size	refers to	the operand size

Note: * Size refers to the operand size.

B: Byte

Table 2-7 Bit Manipulation Instructions (cont)

Instruction	Size*	Function	
BOR	В	$C \lor (<\!bit\text{-No.> of <\!EAd>}) \to C$	
		ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.	
BIOR	В	$C \lor [\neg (<\!bit-\!No.\!> of <\!\mathsf{E\!A}d\!\!>)] \!\to\! C}$	
		ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.	
		The bit number is specified by 3-bit immediate data.	
BXOR	В	$C \oplus (<\!bit\!-\!No.\!> of <\!EAd\!>) \to C$	
		Exclusive-ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.	
BIXOR	В	$C \oplus [\neg (<\!\!\text{bit-No.> of })] \to C$	
		Exclusive-ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.	
		The bit number is specified by 3-bit immediate data.	
BLD	В	(<bit-no.> of <ead>) \rightarrow C</ead></bit-no.>	
		Transfers a specified bit in a general register or memory operand to the carry flag.	
BILD	В	$\neg \; ({\sf <\!bit-No.\!> of <\!EAd\!>}) \to C$	
		Transfers the inverse of a specified bit in a general register or memory operand to the carry flag.	
		The bit number is specified by 3-bit immediate data.	
BST	В	$C \rightarrow (\text{-bit-No.> of -EAd})$	
		Transfers the carry flag value to a specified bit in a general register or memory operand.	
BIST	В	$C \rightarrow \neg$ (<bit-no.> of <ead>)</ead></bit-no.>	
		Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand.	
		The bit number is specified by 3-bit immediate data.	
Noto: * Cizo	roforo te	a the operand size	

Note: * Size refers to the operand size.

B: Byte

Instruction	Size	Function			
Bcc	_	Branches to a specified address if a specified condition is true. The branching conditions are listed below.			
		Mnemonic	Description	Condition	
		BRA (BT)	Always (true)	Always	
		BRN (BF)	Never (false)	Never	
		BHI	High	C ∨ Z = 0	
		BLS	Low or same	C ∨ Z = 1	
		Bcc (BHS)	Carry clear (high or same)	C = 0	
		BCS (BLO)	Carry set (low)	C = 1	
		BNE	Not equal	Z = 0	
		BEQ	Equal	Z = 1	
		BVC	Overflow clear	V = 0	
		BVS	Overflow set	V = 1	
		BPL	Plus	N = 0	
		BMI	Minus	N = 1	
		BGE	Greater or equal	N ⊕ V = 0	
		BLT	Less than	N ⊕ V = 1	
		BGT	Greater than	$Z \vee (N \oplus V) = 0$	
		BLE	Less or equal	$Z \lor (N \oplus V) = 1$	
JMP	_	Branches uncond	itionally to a specified address		
BSR	_	Branches to a sub	proutine at a specified address		
JSR	_	Branches to a sub	proutine at a specified address		
RTS	—	Returns from a subroutine			

Table 2-8 Branching Instructions

Instruction	Size*	Function
TRAPA	_	Starts trap-instruction exception handling
RTE	_	Returns from an exception-handling routine
SLEEP	_	Causes a transition to the power-down state
LDC	B/W	$(EAs) \rightarrow CCR$
		Moves the source operand contents to the condition code register. The condition code register size is one byte, but in transfer from memory, data is read by word access.
STC	B/W	$CCR \rightarrow (EAd)$
		Transfers the CCR contents to a destination location. The condition code register size is one byte, but in transfer to memory, data is written by word access.
ANDC	В	$CCR \land \#IMM \rightarrow CCR$
		Logically ANDs the condition code register with immediate data.
ORC	В	$CCR \lor \#IMM \rightarrow CCR$
		Logically ORs the condition code register with immediate data.
XORC	В	$CCR \oplus \#IMM \rightarrow CCR$
		Logically exclusive-ORs the condition code register with immediate data.
NOP	—	$PC + 2 \rightarrow PC$
		Only increments the program counter.

Table 2-9 System Control Instructions

Note: Size refers to the operand size. B: Byte

W: Word

Table 2-10 Block Transfer Instruction

Instruction	Size	Function	
EEPMOV.B	_	if R4L ≠ 0 then repeat @ER5+ → @ER6+, R4L – 1 → R4L until R4L = 0 else next;	
EEPMOV.W	—	if R4 ≠ 0 the	n
		•	$@ER5+ \rightarrow @ER6+, R4 - 1 \rightarrow R4$ R4 = 0
		Transfers a data block according to parameters set in general regis or R4, ER5, and ER6.	
			Size of block (bytes) Starting source address Starting destination address
		Execution of completed.	f the next instruction begins as soon as the transfer is

2.6.4 Basic Instruction Formats

The H8/300H instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (OP field), a register field (r field), an effective address extension (EA field), and a condition field (cc).

Operation Field: Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first 4 bits of the instruction. Some instructions have two operation fields.

Register Field: Specifies a general register. Address registers are specified by 3 bits, data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.

Effective Address Extension: Eight, 16, or 32 bits specifying immediate data, an absolute address, or a displacement. A 24-bit address or displacement is treated as 32-bit data in which the first 8 bits are 0 (H'00).

Condition Field: Specifies the branching condition of Bcc instructions.

Figure 2-9 shows examples of instruction formats.

		ор		NOP, RTS, etc.
Operation field a	nd register fields	3		
	ор	rn	rm	ADD.B Rn, Rm, etc.
Operation field, r	register fields, ar op	nd effective address	s extension rm	
Operation field, r	ор			MOV.B @(d:16, Rn), Rm
	op EA	rn	rm	MOV.B @(d:16, Rn), Rm



2.6.5 Notes on Use of Bit Manipulation Instructions

The BSET, BCLR, BNOT, BST, and BIST instructions read a byte of data, modify a bit in the byte, then write the byte back. Care is required when these instructions are used to access registers with write-only bits, or to access ports.

The BCLR instruction can be used to clear flags in the on-chip registers. In an interrupt-handling routine, for example, if it is known that the flag is set to 1, it is not necessary to read the flag ahead of time.

2.7 Addressing Modes and Effective Address Calculation

2.7.1 Addressing Modes

The H8/300H CPU supports the eight addressing modes listed in table 2-11. Each instruction uses a subset of these addressing modes. Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer instructions can use all addressing modes except programcounter relative and memory indirect. Bit manipulation instructions use register direct, register indirect, or absolute (@aa:8) addressing mode to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16, ERn)/@d:24, ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @–ERn
5	Absolute address	@aa:8/@aa:16/@aa:24
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8, PC)/@(d:16, PC)
8	Memory indirect	@@aa:8

Table 2-11 Addressing Modes

1 Register Direct—Rn: The register field of the instruction code specifies an 8-, 16-, or 32-bit register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

2 Register Indirect—@**ERn:** The register field of the instruction code specifies an address register (ERn), the lower 24 bits of which contain the address of the operand.

3 Register Indirect with Displacement—@(**d:16**, **ERn**) or @(**d:24**, **ERn**): A 16-bit or 24-bit displacement contained in the instruction code is added to the contents of an address register (ERn) specified by the register field of the instruction, and the lower 24 bits of the sum specify the address of a memory operand. A 16-bit displacement is sign-extended when added.

4 Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn:

• Register indirect with post-increment—@ERn+

The register field of the instruction code specifies an address register (ERn) the lower 24 bits of which contain the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents (32 bits) and the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, or 4 for longword access. For word or longword access, the register value should be even.

• Register indirect with pre-decrement—@-ERn

The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the lower 24 bits of the result become the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word access, or 4 for longword access. For word or longword access, the resulting register value should be even.

5 Absolute Address—@**aa:8**, @**aa:16**, **or** @**aa:24**: The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), or 24 bits long (@aa:24). For an 8-bit absolute address, the upper 16 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address the upper 8 bits are a sign extension. A 24-bit absolute address can access the entire address space. Table 2-12 indicates the accessible address ranges.

Absolute Address	1-Mbyte Modes	16-Mbyte Modes
8 bits (@aa:8)	H'FFF00 to H'FFFFF (1048320 to 1048575)	H'FFFF00 to H'FFFFFF (16776960 to 16777215)
16 bits (@aa:16)	H'00000 to H'07FFF, H'F8000 to H'FFFFF (0 to 32767, 1015808 to 1048575)	H'000000 to H'007FFF, H'FF8000 to H'FFFFFF (0 to 32767, 16744448 to 16777215)
24 bits (@aa:24)	H'00000 to H'FFFFF (0 to 1048575)	H'000000 to H'FFFFF (0 to 16777215)

Table 2-12 Absolute Address Access Ranges

6 Immediate—#xx:8, #xx:16, or #xx:32: The instruction code contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data as an operand.

The instruction codes of the ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. The instruction codes of some bit manipulation instructions contain 3-bit immediate data specifying a bit number. The TRAPA instruction code contains 2-bit immediate data specifying a vector address.

7 **Program-Counter Relative**—@(d:8, PC) or @(d:16, PC): This mode is used in the Bcc and BSR instructions. An 8-bit or 16-bit displacement contained in the instruction code is sign-extended to 24 bits and added to the 24-bit PC contents to generate a 24-bit branch address. The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 words) or -32766 to +32768 bytes (-16383 to +16384 words) from the branch instruction. The resulting value should be an even number.

8 Memory Indirect—@ @**aa:8:** This mode can be used by the JMP and JSR instructions. The instruction code contains an 8-bit absolute address specifying a memory operand. This memory operand contains a branch address. The memory operand is accessed by longword access. The first byte of the memory operand is ignored, generating a 24-bit branch address. See figure 2-10. The upper bits of the 8-bit absolute address are assumed to be 0 (H'0000), so the address range is 0 to 255 (H'000000 to H'0000FF). Note that the first part of this range is also the exception vector area. For further details see section 5, Interrupt Controller.





When a word-size or longword-size memory operand is specified, or when a branch address is specified, if the specified memory address is odd, the least significant bit is regarded as 0. The accessed data or instruction code therefore begins at the preceding address. See section 2.5.2, Memory Data Formats.

2.7.2 Effective Address Calculation

Table 2-13 explains how an effective address is calculated in each addressing mode. In the 1-Mbyte operating modes the upper 4 bits of the calculated address are ignored in order to generate a 20-bit effective address.

Table 2-13 Effective Address Calculation



Table 2-13 Effective Address Calculation (cont)



Table 2-13 Effective Address Calculation (cont)



Legend

- r, rm, rn: Register field
- op: Operation field
- disp: Displacement
- IMM: Immediate data
- abs: Absolute address

2.8 Processing States

2.8.1 Overview

The H8/300H CPU has five processing states: the program execution state, exception-handling state, power-down state, reset state, and bus-released state. The power-down state includes sleep mode, software standby mode, and hardware standby mode. Figure 2-11 classifies the processing states. Figure 2-13 indicates the state transitions.



Figure 2-11 Processing States

2.8.2 Program Execution State

In this state the CPU executes program instructions in normal sequence.

2.8.3 Exception-Handling State

The exception-handling state is a transient state that occurs when the CPU alters the normal program flow due to a reset, interrupt, or trap instruction. The CPU fetches a starting address from the exception vector table and branches to that address. In interrupt and trap exception handling the CPU references the stack pointer (ER7) and saves the program counter and condition code register.

Types of Exception Handling and Their Priority: Exception handling is performed for resets, interrupts, and trap instructions. Table 2-14 indicates the types of exception handling and their priority. Trap instruction exceptions are accepted at all times in the program execution state.

Priority	Type of Exception	Detection Timing	Start of Exception Handling
High	Reset	Synchronized with clock	Exception handling starts immediately when RES changes from low to high
	Interrupt	End of instruction execution or end of exception handling*	When an interrupt is requested, exception handling starts at the end of the current instruction or current exception-handling sequence
Low	Trap instruction	When TRAPA instruction is executed	Exception handling starts when a trap (TRAPA) instruction is executed

Table 2-14 Exception Handling Types and Priority

Note: * Interrupts are not detected at the end of the ANDC, ORC, XORC, and LDC instructions, or immediately after reset exception handling.

Figure 2-12 classifies the exception sources. For further details about exception sources, vector numbers, and vector addresses, see section 4, Exception Handling, and section 5, Interrupt Controller.



Figure 2-12 Classification of Exception Sources



Figure 2-13 State Transitions

2.8.4 Exception-Handling Sequences

Reset Exception Handling: Reset exception handling has the highest priority. The reset state is entered when the $\overline{\text{RES}}$ signal goes low. Reset exception handling starts after that, when $\overline{\text{RES}}$ changes from low to high. When reset exception handling starts the CPU fetches a start address from the exception vector table and starts program execution from that address. All interrupts, including NMI, are disabled during the reset exception-handling sequence and immediately after it ends.

Interrupt Exception Handling and Trap Instruction Exception Handling: When these exception-handling sequences begin, the CPU references the stack pointer (ER7) and pushes the program counter and condition code register on the stack. Next, if the UE bit in the system control register (SYSCR) is set to 1, the CPU sets the I bit in the condition code register to 1. If the UE bit is cleared to 0, the CPU sets both the I bit and the UI bit in the condition code register to 1. Then the CPU fetches a start address from the exception vector table and execution branches to that address.



Figure 2-14 shows the stack after the exception-handling sequence.

Figure 2-14 Stack Structure after Exception Handling

2.8.5 Bus-Released State

In this state the bus is released to a bus master other than the CPU, in response to a bus request. The bus master other than the CPU is the external bus master. While the bus is released, the CPU halts except for internal operations. Interrupt requests are not accepted. For details see section 6.3.7, Bus Arbiter Operation

2.8.6 Reset State

When the $\overline{\text{RES}}$ input goes low all current processing stops and the CPU enters the reset state. The I bit in the condition code register is set to 1 by a reset. All interrupts are masked in the reset state. Reset exception handling starts when the $\overline{\text{RES}}$ signal changes from low to high.

2.8.7 Power-Down State

In the power-down state the CPU stops operating to conserve power. There are three modes: sleep mode, software standby mode, and hardware standby mode.

Sleep Mode: A transition to sleep mode is made if the SLEEP instruction is executed while the SSBY bit is cleared to 0 in the system control register (SYSCR). CPU operations stop immediately after execution of the SLEEP instruction, but the contents of CPU registers are retained.

Software Standby Mode: A transition to software standby mode is made if the SLEEP instruction is executed while the SSBY bit is set to 1 in SYSCR. The CPU and clock halt and all on-chip supporting modules stop operating. The on-chip supporting modules are reset, but as long as a specified voltage is supplied the contents of CPU registers and on-chip RAM are retained. The I/O ports also remain in their existing states.

Hardware Standby Mode: A transition to hardware standby mode is made when the **STBY** input goes low. As in software standby mode, the CPU and clock halt and the on-chip supporting modules are reset, but as long as a specified voltage is supplied, on-chip RAM contents are retained.

For further information see section 14, Power-Down State.

2.9 Basic Operational Timing

2.9.1 Overview

The H8/300H CPU operates according to the system clock (ϕ). The interval from one rise of the system clock to the next rise is referred to as a "state." A memory cycle or bus cycle consists of two or three states. The CPU uses different methods to access on-chip memory, the on-chip supporting modules, and the external address space. Access to the external address space can be controlled by the bus controller.

2.9.2 On-Chip Memory Access Timing

On-chip memory is accessed in two states. The data bus is 16 bits wide, permitting both byte and word access. Figure 2-15 shows the on-chip memory access cycle. Figure 2-16 indicates the pin states.



Figure 2-15 On-Chip Memory Access Cycle



Figure 2-16 Pin States during On-Chip Memory Access

2.9.3 On-Chip Supporting Module Access Timing

The on-chip supporting modules are accessed in three states. The data bus is 8 or 16 bits wide, depending on the register being accessed. Figure 2-17 shows the on-chip supporting module access timing. Figure 2-18 indicates the pin states.



Figure 2-17 Access Cycle for On-Chip Supporting Modules



Figure 2-18 Pin States during Access to On-Chip Supporting Modules

2.9.4 Access to External Address Space

The external address space is divided into eight areas (areas 0 to 7). Bus-controller settings determine whether each area is accessed via an 8-bit or 16-bit bus, and whether it is accessed in two or three states. For details see section 6, Bus Controller.

Section 3 MCU Operating Modes

3.1 Overview

3.1.1 Operating Mode Selection

The H8/3001 has four operating modes (modes 1 to 4) that are selected by the mode pins (MD_2 to MD_0) as indicated in table 3-1. The input at these pins determines the size of the address space and the initial bus mode.

Mode Pins			ins	Description		
Operating Mode	MD ₂	MD_1	MD ₀	Address Space	Initial Bus Mode ^{*1}	On-Chip RAM
_	0	0	0	—	—	_
Mode 1	0	0	1	1 Mbyte	8 bits	Enabled*2
Mode 2	0	1	0	1 Mbyte	16 bits	Enabled*2
Mode 3	0	1	1	16 Mbytes	8 bits	Enabled*2
Mode 4	1	0	0	16 Mbytes	16 bits	Enabled*2
_	1	0	1	—	—	_
_	1	1	0	—	_	_
_	1	1	1	—	—	_

Table 3-1 Operating Mode Selection

Notes: 1. In all modes, an 8-bit or 16-bit data bus can be selected on a per-area basis by settings made in the area bus width control register (ABWCR). For details see section 6, Bus Controller.

2. If the RAM enable bit (RAME) in the system control register (SYSCR) is cleared to 0, these addresses become external addresses.

For the address space size there are two choices: 1 Mbyte or 16 Mbytes. The external data bus is either 8 or 16 bits wide depending on the settings in the area bus width control register (ABWCR). If 8-bit access is selected for all areas, the external data bus is 8 bits wide. For details see section 6, Bus Controller.

Modes 1 to 4 are externally expanded modes that enable access to external memory and peripheral devices. Modes 1 and 2 support a maximum address space of 1 Mbyte. Modes 3 and 4 support a maximum address space of 16 Mbytes.

The H8/3001 can only be used in modes 1 to 4. The inputs at the mode pins must select one of these four modes. The inputs at the mode pins must not be changed during operation.

3.1.2 Register Configuration

The H8/3001 has a mode control register (MDCR) that indicates the inputs at the mode pins (MD₂ to MD₀), and a system control register (SYSCR). Table 3-2 summarizes these registers.

Table 3-2 Registers

Address*	Name	Abbreviation	R/W	Initial Value
H'FFF1	Mode control register	MDCR	R	Undetermined
H'FFF2	System control register	SYSCR	R/W	H'0B

Note: * The lower 16 bits of the address are indicated.

3.2 Mode Control Register (MDCR)

MDCR is an 8-bit read-only register that indicates the current operating mode of the H8/3001.



Note: * Determined by pins MD₂ to MD₀.

Bits 7 and 6—Reserved: Read-only bits, always read as 1.

Bits 5 to 3—Reserved: Read-only bits, always read as 0.

Bits 2 to 0—Mode Select 2 to 0 (MDS2 to MDS0): These bits indicate the logic levels at pins MD_2 to MD_0 (the current operating mode). MDS2 to MDS0 correspond to MD_2 to MD_0 . MDS2 to MDS0 are read-only bits. The mode pin (MD₂ to MD₀) levels are latched when MDCR is read.

3.3 System Control Register (SYSCR)

SYSCR is an 8-bit register that controls the operation of the H8/3001.



Enables transition to software standby mode

Bit 7—Software Standby (SSBY): Enables transition to software standby mode. (For further information about software standby mode see section 14, Power-Down State.)

When software standby mode is exited by an external interrupt, this bit remains set to 1. To clear this bit, write 0.

Bit 7 SSBY	Description	
0	SLEEP instruction causes transition to sleep mode	(Initial value)
1	SLEEP instruction causes transition to software standby mode	

Bits 6 to 4—Standby Timer Select (STS2 to STS0): These bits select the length of time the CPU and on-chip supporting modules wait for the internal clock oscillator to settle when software standby mode is exited by an external interrupt. Set these bits so that the waiting time will be at least 8 ms at the system clock rate. For further information about waiting time selection, see section 14.4.3, Selection of Oscillator Waiting Time after Exit from Software Standby Mode.

Bit 6 STS2	Bit 5 STS1	Bit 4 STS0	Description	
0	0	0	Waiting time = 8192 states	(Initial value)
0	0	1	Waiting time = 16384 states	
0	1	0	Waiting time = 32768 states	
0	1	1	Waiting time = 65536 states	
1	0	_	Waiting time = 131072 states	
1	1	_	Illegal setting	

Bit 3—User Bit Enable (UE): Selects whether to use the UI bit in the condition code register as a user bit or an interrupt mask bit.

Bit 3 UE	Description	
0	UI bit in CCR is used as an interrupt mask bit	
1	UI bit in CCR is used as a user bit	(Initial value)

Bit 2—NMI Edge Select (NMIEG): Selects the valid edge of the NMI input.

Bit 2 Description 0 An interrupt is requested at the falling edge of NMI (Initial value) 1 An interrupt is requested at the rising edge of NMI

Bit 1—Reserved: Read-only bit, always read as 1.

Bit 0—RAM Enable (RAME): Enables or disables the on-chip RAM. The RAME bit is initialized by the rising edge of the $\overline{\text{RES}}$ signal. It is not initialized in software standby mode.

Bit 0 RAME	Description	
0	On-chip RAM is disabled	
1	On-chip RAM is enabled	(Initial value)

3.4 Operating Mode Descriptions

3.4.1 Mode 1

Address pins A_{19} to A_0 are enabled, permitting access to a maximum 1-Mbyte address space. The initial bus mode after a reset is 8 bits, with 8-bit access to all areas. If at least one area is designated for 16-bit access in ABWCR, the bus mode switches to 16 bits.

3.4.2 Mode 2

Address pins A_{19} to A_0 are enabled, permitting access to a maximum 1-Mbyte address space. The initial bus mode after a reset is 16 bits, with 16-bit access to all areas. If all areas are designated for 8-bit access in ABWCR, the bus mode switches to 8 bits.

3.4.3 Mode 3

Address pins A_{23} to A_0 are enabled, permitting access to a maximum 16-Mbyte address space. The initial bus mode after a reset is 8 bits, with 8-bit access to all areas. If at least one area is designated for 16-bit access in ABWCR, the bus mode switches to 16 bits.

3.4.4 Mode 4

Address pins A_{23} to A_0 are enabled, permitting access to a maximum 16-Mbyte address space. The initial bus mode after a reset is 16 bits, with 16-bit access to all areas. If all areas are designated for 8-bit access in ABWCR, the bus mode switches to 8 bits.

3.5 Pin Functions in Each Operating Mode

The pin functions of ports 4 and A vary depending on the operating mode. Table 3-3 indicates their functions in each operating mode.

Port	Mode 1	Mode 2	Mode 3	Mode 4
Port 4	P4 ₇ to P4 ₀ *	D_7 to D_0^*	P4 ₇ to P4 ₀ *	D ₇ to D ₀ *
Port A	PA ₇ /TP ₇ /TIOCB ₂ PA ₆ /TP ₆ /TIOCA ₂ PA ₅ /TP ₅ /TIOCB ₁ PA ₄ /TP ₄ /TIOCA ₁	PA ₆ /TP ₆ /TIOCA ₂ PA ₅ /TP ₅ /TIOCB ₁	A ₂₀ A ₂₁ A ₂₂ A ₂₃	A ₂₀ A ₂₁ A ₂₂ A ₂₃

Table 3-3 Pin Functions in Each Mode

Note: * Initial state. The bus mode can be switched by settings in ABWCR. These pins function as $P4_7$ to $P4_0$ in 8-bit bus mode, and as D_7 to D_0 in 16-bit bus mode.

3.6 Memory Map in Each Operating Mode

Figure 3-1 shows a memory map for modes 1 to 4. The address space is divided into eight areas. The initial bus mode differs between modes 1 and 2, and also between modes 3 and 4. The address locations of the on-chip RAM and on-chip registers differ between the 1-Mbyte modes (modes 1 and 2) and 16-Mbyte modes (modes 3 and 4). The address range specifiable by the CPU in its 8-and 16-bit absolute addressing modes (@aa:8 and @aa:16) also differs.



Figure 3-1 Memory Map in Each Operating Mode

Section 4 Exception Handling

4.1 Overview

4.1.1 Exception Handling Types and Priority

As table 4-1 indicates, exception handling may be caused by a reset, trap instruction, or interrupt. Exception handling is prioritized as shown in table 4-1. If two or more exceptions occur simultaneously, they are accepted and processed in priority order. Trap instruction exceptions are accepted at all times in the program execution state.

Priority	Exception Type	Start of Exception Handling
High	Reset	Starts immediately after a low-to-high transition at the $\overline{\text{RES}}$ pin
	Interrupt	Interrupt requests are handled when execution of the current instruction or handling of the current exception is completed
Low	Trap instruction (TRAPA)	Started by execution of a trap instruction (TRAPA)

Table 4-1 Exception Types and Priority

4.1.2 Exception Handling Operation

Exceptions originate from various sources. Trap instructions and interrupts are handled as follows.

- 1. The program counter (PC) and condition code register (CCR) are pushed onto the stack.
- 2. The CCR interrupt mask bit is set to 1.
- 3. A vector address corresponding to the exception source is generated, and program execution starts from that address.

For a reset exception, steps 2 and 3 above are carried out.
4.1.3 Exception Vector Table

The exception sources are classified as shown in figure 4-1. Different vectors are assigned to different exception sources. Table 4-2 lists the exception sources and their vector addresses.





Table 4-2 Exception Vector Table

Exception Source	Vector Number	Vector Address*1
Reset	0	H'0000 to H'0003
Reserved for system use	1	H'0004 to H'0007
	2	H'0008 to H'000B
	2 3	H'000C to H'000F
	4	H'0010 to H'0013
	5	H'0014 to H'0017
	5 6	H'0018 to H'001B
External interrupt (NMI)	7	H'001C to H'001F
Trap instruction (4 sources)	8	H'0020 to H'0023
	9	H'0024 to H'0027
	10	H'0028 to H'002B
	11	H'002C to H'002F
External interrupt IRQ ₀	12	H'0030 to H'0033
External interrupt IRQ ₁	13	H'0034 to H'0037
External interrupt Reserved for system use	14	H'0038 to H'003B
External interrupt Reserved for system use	15	H'003C to H'003F
External interrupt Reserved for system use	16	H'0040 to H'0043
External interrupt Reserved for system use	17	H'0044 to H'0047
External interrupt Reserved for system use	18	H'0048 to H'004B
External interrupt Reserved for system use	19	H'004C to H'004F
Internal interrupts*2	20	H'0050 to H'0053
·	to	to
	60	H'00F0 to H'00F3

Notes: 1. Lower 16 bits of the address.

2. For the internal interrupt vectors, see section 5.3.3, Interrupt Vector Table.

4.2 Reset

4.2.1 Overview

A reset is the highest-priority exception. When the $\overline{\text{RES}}$ pin goes low, all processing halts and the H8/3001 enters the reset state. A reset initializes the internal state of the CPU and the registers of the on-chip supporting modules. Reset exception handling begins when the $\overline{\text{RES}}$ pin changes from low to high.

4.2.2 Reset Sequence

The H8/3001 enters the reset state when the $\overline{\text{RES}}$ pin goes low.

To ensure that the H8/3001 is reset, hold the $\overline{\text{RES}}$ pin low for at least 20 ms at power-up. To reset the H8/3001 during operation, hold the $\overline{\text{RES}}$ pin low for at least 10 system clock (\emptyset) cycles. See appendix D.2, Pin States at Reset, for the states of the pins in the reset state.

When the $\overline{\text{RES}}$ pin goes high after being held low for the necessary time, the H8/3001 starts reset exception handling as follows.

- The internal state of the CPU and the registers of the on-chip supporting modules are initialized, and the I bit is set to 1 in CCR.
- The contents of the reset vector address (H'0000 to H'0003) are read, and program execution starts from the address indicated in the vector address.

Figure 4-2 shows the reset sequence in modes 1 and 3. Figure 4-3 shows the reset sequence in modes 2 and 4.



Note: After a reset, the wait-state controller inserts three wait states in every bus cycle.

Figure 4-2 **Reset Sequence (Modes 1 and 3)**



Figure 4-3 Reset Sequence (Modes 2 and 4)

4.2.3 Interrupts after Reset

If an interrupt is accepted after a reset but before the stack pointer (SP) is initialized, PC and CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests, including NMI, are disabled immediately after a reset. The first instruction of the program is always executed immediately after the reset state ends. This instruction should initialize the stack pointer (example: MOV.L #xx:32, SP).

4.3 Interrupts

Interrupt exception handling can be requested by four external sources (NMI, IRQ_0 , IRQ_1 , and IRQ_4) and 20 internal sources in the on-chip supporting modules. Figure 4-4 classifies the interrupt sources and indicates the number of interrupts of each type.

The on-chip supporting modules that can request interrupts are the 16-bit integrated timer unit (ITU), serial communication interface (SCI), and A/D converter. Each interrupt source has a separate vector address.

NMI is the highest-priority interrupt and is always accepted. Interrupts are controlled by the interrupt controller. The interrupt controller can assign interrupts other than NMI to two priority levels, and arbitrate between simultaneous interrupts. Interrupt priorities are assigned in interrupt priority registers A and B (IPRA and IPRB) in the interrupt controller.

For details on interrupts see section 5, Interrupt Controller.



Figure 4-4 Interrupt Sources and Number of Interrupts

4.4 Trap Instruction

Trap instruction exception handling starts when a TRAPA instruction is executed. If the UE bit is set to 1 in the system control register (SYSCR), the exception handling sequence sets the I bit to 1 in CCR. If the UE bit is 0, the I and UI bits are both set to 1. The TRAPA instruction fetches a start address from a vector table entry corresponding to a vector number from 0 to 3, which is specified in the instruction code.

4.5 Stack Status after Exception Handling

Figure 4-5 shows the stack after completion of trap instruction exception handling and interrupt exception handling.



Figure 4-5 Stack after Completion of Exception Handling

4.6 Notes on Stack Usage

When accessing word data or longword data, the H8/3001 regards the lowest address bit as 0. The stack should always be accessed by word access or longword access, and the value of the stack pointer (SP, ER7) should always be kept even. Use the following instructions to save registers:

```
PUSH.W Rn (or MOV.W Rn, @–SP)
PUSH.L ERn (or MOV.L ERn, @–SP)
```

Use the following instructions to restore registers:

POP.W Rn	(or MOV.W @SP+, Rn)
POP.L ERn	(or MOV.L @SP+, ERn)

Setting SP to an odd value may lead to a malfunction. Figure 4-6 shows an example of what happens when the SP value is odd.



Figure 4-6 Operation when SP Value is Odd

Section 5 Interrupt Controller

5.1 Overview

5.1.1 Features

The interrupt controller has the following features:

• Interrupt priority registers (IPRs) for setting interrupt priorities

Interrupts other than NMI can be assigned to two priority levels on a module-by-module basis in interrupt priority registers A and B (IPRA and IPRB).

- Three-level masking by the I and UI bits in the CPU condition code register (CCR)
- Independent vector addresses

All interrupts are independently vectored; the interrupt service routine does not have to identify the interrupt source.

• Four external interrupt pins

NMI has the highest priority and is always accepted; either the rising or falling edge can be selected. For each of IRQ_0 , IRQ_1 , and IRQ_4 sensing of the falling edge or level sensing can be selected independently.

5.1.2 Block Diagram





Figure 5-1 Interrupt Controller Block Diagram

5.1.3 Pin Configuration

Table 5-1 lists the interrupt pins.

Table 5-1Interrupt Pins

Name	Abbreviation	I/O	Function
Nonmaskable interrupt	NMI	Input	Nonmaskable interrupt, rising edge or falling edge selectable
External interrupt request 0, 1, 4	$\frac{\overline{\text{IRQ}_0}}{\overline{\text{IRQ}_4}}, \overline{\overline{\text{IRQ}_1}},$	Input	Maskable interrupts, falling edge or level sensing selectable

5.1.4 Register Configuration

Table 5-2 lists the registers of the interrupt controller.

 Table 5-2
 Interrupt Controller Registers

Address*1	Name	Abbreviation	R/W	Initial Value
H'FFF2	System control register	SYSCR	R/W	H'0B
H'FFF4	IRQ sense control register	ISCR	R/W	H'00
H'FFF5	IRQ enable register	IER	R/W	H'00
H'FFF6	IRQ status register	ISR	R/(W)*2	H'00
H'FFF8	Interrupt priority register A	IPRA	R/W	H'00
H'FFF9	Interrupt priority register B	IPRB	R/W	H'00

Notes: 1. Lower 16 bits of the address.

2. Only 0 can be written, to clear flags.

5.2 Register Descriptions

5.2.1 System Control Register (SYSCR)

SYSCR is an 8-bit readable/writable register that controls software standby mode, selects the action of the UI bit in CCR, selects the NMI edge, and enables or disables the on-chip RAM.

Only bits 3 and 2 are described here. For the other bits, see section 3.3, System Control Register (SYSCR).

SYSCR is initialized to H'0B by a reset and in hardware standby mode. It is not initialized in software standby mode.



Bit 3—User Bit Enable (UE): Selects whether to use the UI bit in CCR as a user bit or an interrupt mask bit.

Bit 3		
UE	Description	
0	UI bit in CCR is used as interrupt mask bit	
1	UI bit in CCR is used as user bit	(Initial value)

Bit 2—NMI Edge Select (NMIEG): Selects the NMI input edge.

Bit 2		
NMIEG	Description	
0	Interrupt is requested at falling edge of NMI input	(Initial value)
1	Interrupt is requested at rising edge of NMI input	

5.2.2 Interrupt Priority Registers A and B (IPRA, IPRB)

IPRA and IPRB are 8-bit readable/writable registers that control interrupt priority.

Interrupt Priority Register A (IPRA): IPRA is an 8-bit readable/writable register in which interrupt priority levels can be set.



IPRA is initialized to H'00 by a reset and in hardware standby mode.

Bit 7—Priority Level A7 (IPRA7): Selects the priority level of IRQ₀ interrupt requests.

Bit 7 IPRA7	Description	
0	IRQ ₀ interrupt requests have priority level 0 (low priority)	(Initial value)
1	IRQ ₀ interrupt requests have priority level 1 (high priority)	

Bit 6—Priority Level A6 (IPRA6): Selects the priority level of IRQ₁ interrupt requests.

Bit 6 IPRA6	Description	
0	IRQ_1 interrupt requests have priority level 0 (low priority)	(Initial value)
1	IRQ_1 interrupt requests have priority level 1 (high priority)	

Bit 5—Reserved: This bit can be written and read, but it does not affect interrupt priority.

Bit 4—Priority Level A4 (IPRA4): Selects the priority level of IRQ₄ interrupt requests.

Bit 4		
IPRA4	Description	
0	IRQ ₄ interrupt requests have priority level 0 (low priority)	(Initial value)
1	IRQ ₄ interrupt requests have priority level 1 (high priority)	

Bit 3—Reserved: This bit can be written and read, but it does not affect interrupt priority.

Bit 2—Priority Level A2 (IPRA2): Selects the priority level of ITU channel 0 interrupt requests.

Bit 2 IPRA2	Description	
0	ITU channel 0 interrupt requests have priority level 0 (low priority)	(Initial value)
1	ITU channel 0 interrupt requests have priority level 1 (high priority)	

Bit 1—Priority Level A1 (IPRA1): Selects the priority level of ITU channel 1 interrupt requests.

Bit 1		
IPRA1	Description	
0	ITU channel 1 interrupt requests have priority level 0 (low priority)	(Initial value)
1	ITU channel 1 interrupt requests have priority level 1 (high priority)	

Bit 0—Priority Level A0 (IPRA0): Selects the priority level of ITU channel 2 interrupt requests.

Bit 0		
IPRA0	Description	
0	ITU channel 2 interrupt requests have priority level 0 (low priority)	(Initial value)
1	ITU channel 2 interrupt requests have priority level 1 (high priority)	

Interrupt Priority Register B (IPRB): IPRB is an 8-bit readable/writable register in which interrupt priority levels can be set.



Selects the priority level of ITU channel 3 interrupt requests

IPRB is initialized to H'00 by a reset and in hardware standby mode.

Bit 7—Priority Level B7 (IPRB7): Selects the priority level of ITU channel 3 interrupt requests.

Bit 7 IPRB7	Description	
0	ITU channel 3 interrupt requests have priority level 0 (low priority)	(Initial value)
1	ITU channel 3 interrupt requests have priority level 1 (high priority)	

Bit 6—Priority Level B6 (IPRB6): Selects the priority level of ITU channel 4 interrupt requests.

Bit 6 IPRB6	Description	
0	ITU channel 4 interrupt requests have priority level 0 (low priority)	(Initial value)
1	ITU channel 4 interrupt requests have priority level 1 (high priority)	

Bits 5 and 4—Reserved: These bits can be written and read, but they do not affect interrupt priority.

Bit 3—Priority Level B3 (IPRB3): Selects the priority level of SCI interrupt requests.

Bit 3		
IPRB3	Description	
0	SCI interrupt requests have priority level 0 (low priority)	(Initial value)
1	SCI interrupt requests have priority level 1 (high priority)	

Bit 2-Reserved: This bit can be written and read, but it does not affect interrupt priority.

Bit 1—Priority Level B1 (IPRB1): Selects the priority level of A/D converter interrupt requests.

Bit 1 IPRB1	Description	
0	A/D converter interrupt requests have priority level 0 (low priority)	(Initial value)
1	A/D converter interrupt requests have priority level 1 (high priority)	

Bit 0—Reserved: This bit can be written and read, but it does not affect interrupt priority.

5.2.3 IRQ Status Register (ISR)

ISR is an 8-bit readable/writable register that indicates the status of IRQ_4 , IRQ_1 , and IRQ_0 interrupt requests.



Note: * Only 0 can be written, to clear flags.

Bits 7 to 5, 3, 2—Reserved: Read-only bits, always read as 0.

ISR is initialized to H'00 by a reset and in hardware standby mode.

Bits 4, 1, 0—IRQ₄, IRQ₁, IRQ₀ Flags (IRQ4F, IRQ1F, IRQ0F): These bits indicate the status of IRQ₄, IRQ₁, and IRQ₀ interrupt requests.

Bit n IRQnF	Description			
0	[Clearing conditions] 0 is written in IRQnF after reading the IRQnF flag when IRQnSC = 0, IRQn input is high, and interrupt exception IRQnSC = 1 and IRQn interrupt exception handling is ca	handling is carried out.		
1	[Setting conditions] IRQnSC = 0 and \overline{IRQn} input is low. IRQnSC = 1 and IRQn input changes from high to low.			

Note: n = 4, 1, 0

5.2.4 IRQ Enable Register (IER)

IER is an 8-bit readable/writable register that enables or disables IRQ_4 , IRQ_1 , IRQ_0 interrupt requests.



IER is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 to 5, 3, 2—Reserved: Although reserved, these bits can be written and read.

Bits 4, 1, 0—IRQ₄, IRQ₁, IRQ₀ Enable (IRQ4E, IRQ1E, IRQ0E): These bits enable or disable IRQ₄, IRQ₁, and IRQ₀ interrupts.

Description	
IRQ _n interrupts are disabled	(Initial value)
IRQ _n interrupts are enabled	
	IRQ _n interrupts are disabled

Note: n = 4, 1, 0

5.2.5 IRQ Sense Control Register (ISCR)

ISCR is an 8-bit readable/writable register that selects level sensing or falling-edge sensing of the inputs at pins $\overline{IRQ_4}$, $\overline{IRQ_1}$, $\overline{IRQ_0}$.



ISCR is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 to 5, 3, 2—Reserved: Although reserved, these bits can be written and read.

Bits 4, 1, 0—IRQ₄, IRQ₁, IRQ₀ Sense Control (IRQ4SC, IRQ1SC, IRQ0SC): These bits selects whether interrupts IRQ₄, IRQ₁, IRQ₀ are requested by level sensing of pins $\overline{IRQ_4}$, $\overline{IRQ_1}$, $\overline{IRQ_0}$, or by falling-edge sensing.

Bit n IRQnSC	Description	
0	Interrupts are requested when $\overline{IRQ_n}$ input is low	(Initial value)
1	Interrupts are requested by falling-edge input at $\overline{IRQ_n}$	

Note: n = 4, 1, 0

5.3 Interrupt Sources

The interrupt sources include external interrupts (NMI, IRQ_0 , IRQ_1 , IRQ_4) and 20 internal interrupts.

5.3.1 External Interrupts

There are four external interrupts: NMI, IRQ_0 , IRQ_1 , and IRQ_4 . Of these, NMI, IRQ_0 , and IRQ_1 can be used to exit software standby mode.

NMI: NMI is the highest-priority interrupt and is always accepted, regardless of the states of the I and UI bits in CCR. The NMIEG bit in SYSCR selects whether an interrupt is requested by the rising or falling edge of the input at the NMI pin. NMI interrupt exception handling has vector number 7.

IRQ₀, **IRQ**₁, and **IRQ**₄ Interrupts: These interrupts are requested by input signals at pins \overline{IRQ}_0 , \overline{IRQ}_1 , and \overline{IRQ}_4 . These interrupts have the following features.

- ISCR settings can select whether an interrupt is requested by the low level of the input at pins $\overline{IRQ_0}$, $\overline{IRQ_1}$, and $\overline{IRQ_4}$, or by the falling edge.
- IER settings can enable or disable the IRQ₀, IRQ₁, IRQ₄, interrupts. Interrupt priority levels can be assigned by four bits in IPRA (IPRA7, IPRA6, and IPRA4).
- The status of IRQ₀, IRQ₁, and IRQ₄ interrupt requests is indicated in ISR. The ISR flags can be cleared to 0 by software.

Figure 5-2 shows a block diagram of interrupts IRQ₀, IRQ₁, and IRQ₄.



Figure 5-2 Block Diagram of Interrupts IRQ₀, IRQ₁, and IRQ₄





Figure 5-3 Timing of Setting of IRQnF

Interrupts IRQ_0 , IRQ_1 , and IRQ_4 , have vector numbers 12, 13, and 16. These interrupts are detected regardless of whether the corresponding pin is set for input or output. When using a pin for external interrupt input, clear its DDR bit to 0. When using the IRQ_4 interrupt, do not use the $\overline{IRQ_4}$ pin for SCI input or output.

5.3.2 Internal Interrupts

Twenty internal interrupts are requested from the on-chip supporting modules.

- Each on-chip supporting module has status flags for indicating interrupt status, and enable bits for enabling or disabling interrupts.
- Interrupt priority levels can be assigned in IPRA and IPRB.

5.3.3 Interrupt Vector Table

Table 5-3 lists the interrupt sources, their vector addresses, and their default priority order. In the default priority order, smaller vector numbers have higher priority. The priority of interrupts other than NMI can be changed in IPRA and IPRB. The priority order after a reset is the default order shown in table 5-3.

		Vector			
Interrupt Source	Origin	Number	Vector Address*	IPR	Priority
NMI	External pins	7	H'001C to H'001F		High
IRQ ₀	_	12	H'0030 to H'0033	IPRA7	
IRQ ₁		13	H'0034 to H0037	IPRA6	-
Reserved	—	14	H'0038 to H'003B	—	
		15	H'003C to H'003F		
IRQ ₄	External pin	16	H'0040 to H'0043		-
Reserved	_	17	H'0044 to H'0047	_	-
		18	H'0048 to H'004B		
		19	H'004C to H'004F		
		20	H'0050 to H'0053		
		21	H'0054 to H'0057		
		22	H'0058 to H'005B		
		23	H'005C to H'005F		
IMIA0 (compare match/input capture A0)	ITU channel 0	24	H'0060 to H'0063	IPRA2	-
IMIB0 (compare match/input capture B0)		25	H'0064 to H'0067		
OVI0 (overflow 0)		26	H'0068 to H'006B		
Reserved	_	27	H'006C to H'006F	-	
IMIA1 (compare match/input capture A1)	ITU channel 1	28	H'0070 to H'0073	IPRA1	-
IMIB1 (compare match/input capture B1)		29	H'0074 to H'0077		
OVI1 (overflow 1)		30	H'0078 to H'007B		
Reserved	_	31	H'007C to H'007F	-	
IMIA2 (compare match/input capture A2)	ITU channel 2	32	H'0080 to H'0083	IPRA0	-
IMIB2 (compare match/input capture B2)		33	H'0084 to H'0087		
OVI2 (overflow 2)		34	H'0088 to H'008B		
Reserved	_	35	H'008C to H'008F	-	Low

Table 5-3 Interrupt Sources, Vector Addresses, and Priority

Note: * Lower 16 bits of the address.

Interrupt Source	Origin	Vector Number	Vector Address*	IPR	Priority
IMIA3 (compare match/input capture A3)	ITU channel 3	36	H'0090 to H'0093	IPRB7	High
IMIB3 (compare match/input capture B3)		37	H'0094 to H'0097		Î
OVI3 (overflow 3)		38	H'0098 to H'009B		
Reserved	—	39	H'009C to H'009F	-	
IMIA4 (compare match/input capture A4)	ITU channel 4	40	H'00A0 to H'00A3	IPRB6	
IMIB4 (compare match/input capture B4)		41	H'00A4 to H'00A7		
OVI4 (overflow 4)		42	H'00A8 to H'00AB		
Reserved	—	43	H'00AC to H'00AF	-	
Reserved	—	44	H'00B0 to H'00B3	—	
		45	H'00B4 to H'00B7		
		46	H'00B8 to H'00BB		
		47	H'00BC to H'00BF		
		48	H'00C0 to H'00C3		
		49	H'00C4 to H'00C7		
		50	H'00C8 to H'00CB		
		51	H'00CC to H'00CF		
ERI (receive error)	SCI	52	H'00D0 to H'00D3	IPRB3	
RXI (receive data full)		53	H'00D4 to H'00D7		
TXI (transmit data empty)		54	H'00D8 to H'00DB		
TEI (transmit end)		55	H'00DC to H'00DF		
Reserved	_	56	H'00E0 to H'00E3	_	
		57	H'00E4 to H'00E7		
		58	H'00E8 to H'00EB		
		59	H'00EC to H'00EF		
ADI (A/D end)	A/D	60	H'00F0 to H'00F3	IPRB1	Low

Table 5-3 Interrupt Sources, Vector Addresses, and Priority (cont)

Note: * Lower 16 bits of the address.

5.4 Interrupt Operation

5.4.1 Interrupt Handling Process

The H8/3001 handles interrupts differently depending on the setting of the UE bit. When UE = 1, interrupts are controlled by the I bit. When UE = 0, interrupts are controlled by the I and UI bits. Table 5-4 indicates how interrupts are handled for all setting combinations of the UE, I, and UI bits.

NMI interrupts are always accepted except in the reset and hardware standby states. IRQ interrupts and interrupts from the on-chip supporting modules have their own enable bits. Interrupt requests are ignored when the enable bits are cleared to 0.

SYSCR CCR		CR	
UE	I	UI	Description
1	0	_	All interrupts are accepted. Interrupts with priority level 1 have higher priority.
	1	_	No interrupts are accepted except NMI.
0	0	—	All interrupts are accepted. Interrupts with priority level 1 have higher priority.
	1	0	NMI and interrupts with priority level 1 are accepted.
		1	No interrupts are accepted except NMI.

Table 5-4 UE, I, and UI Bit Settings and Interrupt Handling

UE = 1: Interrupts IRQ₀, IRQ₁, and IRQ₄ and interrupts from the on-chip supporting modules can all be masked by the I bit in the CPU's CCR. Interrupts are masked when the I bit is set to 1, and unmasked when the I bit is cleared to 0. Interrupts with priority level 1 have higher priority. Figure 5-4 is a flowchart showing how interrupts are accepted when UE = 1.



Figure 5-4 Process Up to Interrupt Acceptance when UE = 1

- If an interrupt condition occurs and the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- When the interrupt controller receives one or more interrupt requests, it selects the highestpriority request, following the IPR interrupt priority settings, and holds other requests pending. If two or more interrupts with the same IPR setting are requested simultaneously, the interrupt controller follows the priority order shown in table 5-3.
- The interrupt controller checks the I bit. If the I bit is cleared to 0, the selected interrupt request is accepted. If the I bit is set to 1, only NMI is accepted; other interrupt requests are held pending.
- When an interrupt request is accepted, interrupt exception handling starts after execution of the current instruction has been completed.
- In interrupt exception handling, PC and CCR are saved to the stack area. The PC value that is saved indicates the address of the first instruction that will be executed after the return from the interrupt service routine.
- Next the I bit is set to 1 in CCR, masking all interrupts except NMI.
- The vector address of the accepted interrupt is generated, and the interrupt service routine starts executing from the address indicated by the contents of the vector address.

UE = 0: The I and UI bits in the CPU's CCR and the IPR bits enable three-level masking of IRQ₀, IRQ₁, and IRQ₄ interrupts and interrupts from the on-chip supporting modules.

- Interrupt requests with priority level 0 are masked when the I bit is set to 1, and are unmasked when the I bit is cleared to 0.
- Interrupt requests with priority level 1 are masked when the I and UI bits are both set to 1, and are unmasked when either the I bit or the UI bit is cleared to 0.

For example, if the interrupt enable bits of all interrupt requests are set to 1, IPRA is set to H'10, and IPRB is set to H'00 (giving IRQ_4 interrupt request priority over other interrupts), interrupts are masked as follows:

- a. If I = 0, all interrupts are unmasked (priority order: $NMI > IRQ_4 > IRQ_0 > IRQ_1 \dots$).
- b. If I = 1 and UI = 0, only NMI and IRQ_4 are unmasked.
- c. If I = 1 and UI = 1, all interrupts are masked except NMI.

Figure 5-5 shows the transitions among the above states.



Figure 5-5 Interrupt Masking State Transitions (Example)

Figure 5-6 is a flowchart showing how interrupts are accepted when UE = 0.

- If an interrupt condition occurs and the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- When the interrupt controller receives one or more interrupt requests, it selects the highestpriority request, following the IPR interrupt priority settings, and holds other requests pending. If two or more interrupts with the same IPR setting are requested simultaneously, the interrupt controller follows the priority order shown in table 5-3.
- The interrupt controller checks the I bit. If the I bit is cleared to 0, the selected interrupt request is accepted regardless of its IPR setting, and regardless of the UI bit. If the I bit is set to 1 and the UI bit is cleared to 0, only NMI and interrupts with priority level 1 are accepted; interrupt requests with priority level 0 are held pending. If the I bit and UI bit are both set to 1, only NMI is accepted; all other interrupt requests are held pending.
- When an interrupt request is accepted, interrupt exception handling starts after execution of the current instruction has been completed.
- In interrupt exception handling, PC and CCR are saved to the stack area. The PC value that is saved indicates the address of the first instruction that will be executed after the return from the interrupt service routine.
- The I and UI bits are set to 1 in CCR, masking all interrupts except NMI.
- The vector address of the accepted interrupt is generated, and the interrupt service routine starts executing from the address indicated by the contents of the vector address.



Figure 5-6 Process Up to Interrupt Acceptance when UE = 0

5.4.2 Interrupt Sequence

service routine Prefetch of instruction 13) Starting address of interrupt service routine; (13) = (10), (12)interrupt 4 Starting address of interrupt service routine (contents of processing Internal First instruction of interrupt service routine Note: Mode 2, with program code and stack in external memory area accessed in two states via 16-bit bus. (11) (12) Vector fetch PC and CCR saved to stack (10) 6 vector address) Vector address 6 8 Stack 2 (10), (12) 9 (9), (11) (6), (8) (13) processing Instruction Internal Instruction prefetch address (not executed; Instruction prefetch address (not executed) 3 return address, same as PC contents) Interrupt accepted prefetch High 4 Instruction code (not executed) for end of instruction Ξ ดิ decision and wait Interrupt level SP – 2 SP – 4 HWR, LWR A_{19} to A_0 D₁₅ to D₀ Interrupt request signal (2), (4) (3) (7) Ξ Ø

Figure 5-7 shows the interrupt sequence in mode 2 when the program code and stack are in an external memory area accessed in two states via a 16-bit bus.



5.4.3 Interrupt Response Time

Table 5-5 indicates the interrupt response time from the occurrence of an interrupt request until the first instruction of the interrupt service routine is executed.

Table 5-5 Interrupt Response Time

				Externa	I Memory	
		On-Chip	8-Bit Bus		16-Bit Bus	
No.	Item	Memory	2 States	3 States	2 States	3 States
1	Interrupt priority decision	2* ¹	2*1	2*1	2* ¹	2* ¹
2	Maximum number of states until end of current instruction	1 to 23	1 to 27	1 to 31*4	1 to 23	1 to 25*4
3	Saving PC and CCR to stack	4	8	12 ^{*4}	4	6 ^{*4}
4	Vector fetch	4	8	12* ⁴	4	6*4
5	Instruction prefetch*2	4	8	12 ^{*4}	4	6 ^{*4}
6	Internal processing*3	4	4	4	4	4
Tota	l	19 to 41	31 to 57	43 to 73	19 to 41	25 to 49

Notes: 1. 1 state for internal interrupts.

2. Prefetch after the interrupt is accepted and prefetch of the first instruction in the interrupt service routine.

3. Internal processing after the interrupt is accepted and internal processing after prefetch.

4. The number of states increases if wait states are inserted in external memory access.

5.5 Usage Notes

5.5.1 Contention between Interrupt and Interrupt-Disabling Instruction

When an instruction clears an interrupt enable bit to 0 to disable the interrupt, the interrupt is not disabled until after execution of the instruction is completed. If an interrupt occurs while a BCLR, MOV, or other instruction is being executed to clear its interrupt enable bit to 0, at the instant when execution of the instruction ends the interrupt is still enabled, so its interrupt exception handling is carried out. If a higher-priority interrupt is also requested, however, interrupt exception handling for the higher-priority interrupt is carried out, and the lower-priority interrupt is ignored. This also applies to the clearing of an interrupt flag.

Figure 5-8 shows an example in which an IMIEA bit is cleared to 0 in the ITU.



Figure 5-8 Contention between Interrupt and Interrupt-Disabling Instruction

This type of contention will not occur if the interrupt is masked when the interrupt enable bit or flag is cleared to 0.

5.5.2 Instructions that Inhibit Interrupts

The LDC, ANDC, ORC, and XORC instructions inhibit interrupts. When an interrupt occurs, after determining the interrupt priority, the interrupt controller requests a CPU interrupt. If the CPU is currently executing one of these interrupt-inhibiting instructions, however, when the instruction is completed the CPU always continues by executing the next instruction.

5.5.3 Interrupts during EEPMOV Instruction Execution

The EEPMOV.B and EEPMOV.W instructions differ in their reaction to interrupt requests.

When the EEPMOV.B instruction is executing a transfer, no interrupts are accepted until the transfer is completed, not even NMI.

When the EEPMOV.W instruction is executing a transfer, interrupt requests other than NMI are not accepted until the transfer is completed. If NMI is requested, NMI exception handling starts at a transfer cycle boundary. The PC value saved on the stack is the address of the next instruction. Programs should be coded as follows to allow for NMI interrupts during EEPMOV.W execution:

L1: EEPMOV.W MOV.W R4,R4 BNE L1

Section 6 Bus Controller

6.1 Overview

The H8/3001 has an on-chip bus controller that divides the address space into eight areas and can assign different bus specifications to each. This enables different types of memory to be connected easily.

A bus arbitration function of the bus controller can release the bus to an external device.

6.1.1 Features

Features of the bus controller are listed below.

- Independent settings for address areas 0 to 7
 - 128-kbyte areas in 1-Mbyte modes; 2-Mbyte areas in 16-Mbyte modes.
 - Areas can be designated for 8-bit or 16-bit access.
 - Areas can be designated for two-state or three-state access.
- Four wait modes
 - Programmable wait mode, pin auto-wait mode, and pin wait modes 0 and 1 can be selected.
 - Zero to three wait states can be inserted automatically.
- Bus arbitration function
 - A built-in bus arbiter grants the bus right to the CPU or an external bus master.

6.1.2 Block Diagram

Figure 6-1 shows a block diagram of the bus controller.



Figure 6-1 Block Diagram of Bus Controller

6.1.3 Input/Output Pins

Table 6-1 summarizes the bus controller's input/output pins.

Name	Abbreviation	I/O	Function
Address strobe	ĀS	Output	Strobe signal indicating valid address output on the address bus
Read	RD	Output	Strobe signal indicating reading from the external address space
High write	HWR	Output	Strobe signal indicating writing to the external address space, with valid data on the upper data bus (D_{15} to D_8)
Low write	LWR	Output	Strobe signal indicating writing to the external address space, with valid data on the lower data bus (D_7 to D_0)
Wait	WAIT	Input	Wait request signal for access to external three- state-access areas
Bus request	BREQ	Input	Request signal for releasing the bus to an external device
Bus acknowledge	BACK	Output	Acknowledge signal indicating the bus is released to an external device

Table 6-1 Bus Controller Pins

6.1.4 Register Configuration

Table 6-2 summarizes the bus controller's registers.

Table 6-2 Bus Controller Registers

		Abbrevi		Initial Value	
Address*	Name	ation	R/W	Modes 1 & 3	Modes 2 & 4
H'FFEC	Bus width control register	ABWCR	R/W	H'FF	H'00
H'FFED	Access state control register	ASTCR	R/W	H'FF	H'FF
H'FFEE	Wait control register	WCR	R/W	H'F3	H'F3
H'FFEF	Wait state controller enable register	WCER	R/W	H'FF	H'FF
H'FFF3	Bus release control register	BRCR	R/W	H'FE	H'FE

Note: * Lower 16 bits of the address.
Bit	7	6	5	4	3	2	1	0
	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0
Initial ∫ Modes	1,3 1	1	1	1	1	1	1	1
value Modes	2,4 0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bits selecting bus width for each area

6.2 Register Descriptions

6.2.1 Bus Width Control Register (ABWCR)

ABWCR is an 8-bit readable/writable register that selects 8-bit or 16-bit access for each area.

Bit	7	6	5	4	3	2	1	0
	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

Bits selecting number of states for access to each area

When ABWCR contains H'FF (selecting 8-bit access for all areas), the H8/3001 operates in 8-bit bus mode: the upper data bus (D_{15} to D_8) is valid, and port 4 is an input/output port. When at least one bit is cleared to 0 in ABWCR, the H8/3003 operates in 16-bit bus mode with a 16-bit data bus (D_{15} to D_0). In modes 1 and 3, ABWCR is initialized to H'FF by a reset and in hardware standby mode. In modes 2 and 4, ABWCR is initialized to H'00 by a reset and in hardware standby mode. ABWCR is not initialized in software standby mode.

Bits 7 to 0—Area 7 to 0 Bus Width Control (ABW7 to ABW0): These bits select 8-bit access or 16-bit access to the corresponding address areas.

Bits 7 to 0 ABW7 to ABW0	Description
0	Areas 7 to 0 are 16-bit access areas
1	Areas 7 to 0 are 8-bit access areas

ABWCR specifies the bus width of external memory areas. The bus width of on-chip memory and registers is fixed and does not depend on ABWCR settings.

6.2.2 Access State Control Register (ASTCR)

ASTCR is an 8-bit readable/writable register that selects whether each area is accessed in two states or three states.



ASTCR is initialized to H'FF by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 to 0—Area 7 to 0 Access State Control (AST7 to AST0): These bits select whether the corresponding area is accessed in two or three states.

Bits 7 to 0 AST7 to AST0	Description	
0	Areas 7 to 0 are accessed in two states	
1	Areas 7 to 0 are accessed in three states	(Initial value)

ASTCR specifies the number of states in which external areas are accessed. On-chip memory and registers are accessed in a fixed number of states that does not depend on ASTCR settings.

6.2.3 Wait Control Register (WCR)

WCR is an 8-bit readable/writable register that selects the wait mode for the wait-state controller (WSC) and specifies the number of wait states.

WCR is initialized to H'F3 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 to 4—Reserved: Read-only bits, always read as 1.

Bits 3 and 2—Wait Mode Select 1 and 0 (WMS1/0): These bits select the wait mode.

Bit 3 WMS1	Bit 2 WMS0	Descri	ption						
0	0	Progra	mmable w	ait mode				(lı	nitial value)
	1	No wai	it states in	serted by	wait-state	controller			
Bit	-	7	6	5	4	3	2	1	0
		WCE7	WCE6	WCE5	WCE4	WCE3	WCE2	WCE1	WCE0
Initial value		1	1	1	1	1	1	1	1
Read/Write		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Wait state controller enable 7 to 0 These bits enable or disable wait-state control								
1	0	Pin wa	Pin wait mode 1						
	1	Pin aut	to-wait mo	de					

Bits 1 and 0—Wait Count 1 and 0 (WC1/0): These bits select the number of wait states inserted in access to external three-state-access areas.



6.2.4 Wait State Controller Enable Register (WCER)

WCER is an 8-bit readable/writable register that enables or disables wait-state control of external three-state-access areas by the wait-state controller.

WCER is initialized to H'FF by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 to 0 Wait-State Controller Enable 7 to 0 (WCE7 to WCE0): These bits enable or disable wait-state control of external three-state-access areas.

Bits 7 to 0 WCE7 to WCE0	Description	
0	Wait-state control disabled (pin wait mode 0)	
1	Wait-state control enabled	(Initial value)

-1'00000		H'000000	
H'1FFFF	Area 0 (128 kbytes)	H'1FFFFF	Area 0 (2 Mbytes)
H'20000		H'200000	
H'3FFFF	Area 1 (128 kbytes)	H'3FFFFF	Area 1 (2 Mbytes)
H'40000		H'400000	
140000	Area 2 (128 kbytes)	11400000	Area 2 (2 Mbytes)
H'5FFFF		H'5FFFFF	,
4'60000		H'600000	
H'7FFFF	Area 3 (128 kbytes)	H'7FFFFF	Area 3 (2 Mbytes)
H'80000		H'800000	
	Area 4 (128 kbytes)		Area 4 (2 Mbytes)
H'9FFFF		H'9FFFF	
l'A0000	Area 5 (128 kbytes)	H'A00000	Area 5 (2 Mbytes)
H'BFFFF		H'BFFFFF	
H'C0000		H'C00000	
	Area 6 (128 kbytes)	H'DFFFFF	Area 6 (2 Mbytes)
H'E0000	Area 7 (128 kbytes)	H'E00000	Area 7 (2 Mbytes)
	On-chip RAM ^{*1,*2}	-	On-chip RAM ^{*1,*2}
	External address space ^{*3}	-	External address space*3
		-	
H'FFFFF	On-chip registers*1	H'FFFFFF	On-chip registers ^{*1}

a. 1-Mbyte modes (modes 1 and 2)

b. 16-Mbyte modes (modes 3 and 4)

- Notes: 1. The on-chip RAM and on-chip registers have a fixed bus width and are accessed in a fixed number of states.
 - 2. When the RAME bit is cleared to 0 in SYSCR, this area conforms to the specifications of area 7.
 - 3. The 12-byte external address space conforms to the specifications of area 7.

6.2.5 Bus Release Control Register (BRCR)

BRCR is an 8-bit readable/writable register that enables or disables release of the bus to an external device.

BRCR is initialized to H'FE by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 to 5—Reserved: In modes 1 and 2, these are read-only bits that always read 1. In modes 3 and 4, they can be written and read.

Bits 4 to 1—Reserved: Read-only bits, always read as 1.

Bit 0-Bus Release Enable (BRLE): Enables or disables release of the bus to an external device.

Bit 0 BRLE	Description
0	The bus cannot be released to an external device; BREQ and BACK (Initial value) can be used as input/output pins
1	The bus can be released to an external device

6.3 Operation

6.3.1 Area Division

The external address space is divided into areas 0 to 7. Each area has a size of 128 kbytes in the 1-Mbyte modes, or 2 Mbytes in the 16-Mbyte modes. Figure 6-2 shows a general view of the memory map.

Figure 6-2 Access Area Map for Modes 1 to 4

8-bit-access area		 		 	
16-bit-access area	-				

The bus specifications for each area can be selected in ABWCR, ASTCR, WCER, and WCR as shown in table 6-3.

Table 6-3 Bus Specifications

1



0 0 16 3 Programmable wait mode







6.3.2 Data Bus

The H8/3001 allows either 8-bit access or 16-bit access to be designated for each of areas 0 to 7. An 8-bit-access area uses the upper data bus (D_{15} to D_8). A 16-bit-access area uses both the upper data bus (D_{15} to D_8) and lower data bus (D_7 to D_0).

In read access the \overline{RD} signal applies without distinction to both the upper and lower data bus. In write access the \overline{HWR} signal applies to the upper data bus, and the \overline{LWR} signal applies to the lower data bus.

Table 6-4 indicates how the two parts of the data bus are used under different access conditions.



Table 6-4 Access Conditions and Data Bus Usage

Area	Access Size	Read/ Write	Address	Valid Strobe	Upper Data Bus (D ₁₅ to D ₈)	Lower Data Bus (D ₇ to D ₀)
	_	Read	—	RD	Valid	Invalid
		Write	—	HWR		Undetermined data
	Byte	Read	Even	RD	Valid	Invalid
			Odd		Invalid	Valid
		Write	Even	HWR	Valid	Undetermined data
			Odd	LWR	Undetermined data	Valid

Word	Read	—	RD	Valid	Valid
	Write	_	HWR, LWF	₹ Valid	Valid







6.3.3 Bus Control Signal Timing

8-Bit, Three-State-Access Areas: Figure 6-3 shows the timing of bus control signals for an 8-bit, three-state-access area. The upper address bus (D_{15} to D_8) is used to access these areas. The LWR pin is always high. Wait states can be inserted.

Figure 6-3 Bus Control Signal Timing for 8-Bit, Three-State-Access Area



8-Bit, Two-State-Access Areas: Figure 6-4 shows the timing of bus control signals for an 8-bit, two-state-access area. The upper address bus (D_{15} to D_8) is used to access these areas. The \overline{LWR} pin is always high. Wait states cannot be inserted.



16-Bit, Three-State-Access Areas: Figures 6-5 to 6-7 show the timing of bus control signals for a 16-bit, three-state-access area. In these areas, the upper address bus $(D_{15} \text{ to } D_8)$ is used to access even addresses and the lower address bus $(D_7 \text{ to } D_0)$ is used to access odd addresses. Wait states can be inserted.

Figure 6-5 Bus Control Signal Timing for 16-Bit, Three-State-Access Area (1)
(Byte Access to Even Address)



Figure 6-6 Bus Control Signal Timing for 16-Bit, Three-State-Access Area (2) (Byte Access to Odd Address)

Figure 6-7 Bus Control Signal Timing for 16-Bit, Three-State-Access Area (3) (Word Access)



16-Bit, Two-State-Access Areas: Figures 6-8 to 6-10 show the timing of bus control signals for a 16-bit, two-state-access area. In these areas, the upper address bus $(D_{15} \text{ to } D_8)$ is used to access even addresses and the lower address bus $(D_7 \text{ to } D_0)$ is used to access odd addresses. Wait states cannot be inserted.





Figure 6-9 Bus Control Signal Timing for 16-Bit, Two-State-Access Area (2) (Byte Access to Odd Address)



Figure 6-10 Bus Control Signal Timing for 16-Bit, Two-State-Access Area (3) (Word Access)



6.3.4 Wait Modes

Four wait modes can be selected for each area as shown in table 6-5.

ASTCR	WCER	w	CR		
ASTn Bit	WCEn Bit	WMS1 Bit	WMS0 Bit	WSC Control	Wait Mode
0	—	—	—	Disabled	No wait states
1	0	—	—	Disabled	Pin wait mode 0
	1	0	0	Enabled	Programmable wait mode
			1	Enabled	No wait states
		1	0	Enabled	Pin wait mode 1
			1	Enabled	Pin auto-wait mode
Note: n =	7 to 0				

Table 6-5 Wait Mode Selection

The AST_n and WCE_n bits can be set independently for each area. Bits WMS1 and WMS0 apply to all areas. All areas for which WSC control is enabled operate in the same wait mode.

Pin Wait Mode 0: The wait state controller is disabled. Wait states can only be inserted by \overline{WAIT} pin control. During access to an external three-state-access area, if the \overline{WAIT} pin is low at the fall of the system clock (\emptyset) in the T₂ state, a wait state (T_W) is inserted. If the \overline{WAIT} pin remains low, wait states continue to be inserted until the \overline{WAIT} signal goes high. Figure 6-11 shows the timing.

Figure 6-11 Pin Wait Mode 0

Pin Wait Mode 1: In all accesses to external three-state-access areas, the number of wait states (T_W) selected by bits WC1 and WC0 are inserted. If the WAIT pin is low at the fall of the system clock (\emptyset) in the last of these wait states, an additional wait state is inserted. If the WAIT pin



remains low, wait states continue to be inserted until the WAIT signal goes high.

Pin wait mode 1 is useful for inserting four or more wait states, or for inserting different numbers of wait states for different external devices.

If the wait count is 0, this mode operates in the same way as pin wait mode 0.

Figure 6-12 shows the timing when the wait count is 1 (WC1 = 0, WC0 = 1) and one additional wait state is inserted by \overline{WAIT} input.



Pin Auto-Wait Mode: If the WAIT pin is low, the number of wait states (T_W) selected by bits WC1 and WC0 are inserted.

In pin auto-wait mode, if the \overline{WAIT} pin is low at the fall of the system clock (\emptyset) in the T₂ state, the number of wait states (T_W) selected by bits WC1 and WC0 are inserted. No additional wait states are inserted even if the \overline{WAIT} pin remains low.

Figure 6-13 shows the timing when the wait count is 1.

Figure 6-13 Pin Auto-Wait Mode

Section 7 I/O Ports

7.1 Overview

The H8/3001 has six input/output ports (ports 4, 6, 8, 9, A, and B) and one input port (port 7). Table 7-1 summarizes the port functions. The pins in each port are multiplexed as shown in table 7-1.

Each port has a data direction register (DDR) for selecting input or output, and a data register (DR) for storing output data. In addition to its DDR and DR, port 4 has an input pull-up control register (PCR) for switching input pull-up transistors on and off.

Ports 4, 6, and 8 can drive one TTL load and a 90-pF capacitive load. Ports 9, A, and B can drive one TTL load and a 30-pF capacitive load. Ports 4, 6, 8, 9, A, and B can drive a Darlington pair. Port 5 can drive LEDs (with 10-mA current sink). Ports $P8_1$, $P8_0$, PA_7 to PA_0 , and PB_3 to PB_0 have Schmitt-trigger input circuits.

For block diagrams of the ports see appendix C, I/O Port Block Diagrams.

Port	Description	Pins	Mode 1 Mode 2 Mode 3 Mode 4
Port 4	8-bit I/O port Input pull-up	$P4_7$ to $P4_0/D_7$ to D_0	Data bus (D ₇ to D ₀) and 8-bit generic input/output 8-bit bus mode: generic input/output 16-bit bus mode: data bus
Port 6	3-bit I/O port	P6 ₂ /BACK P6 ₁ /BREQ P6 ₀ /WAIT	Bus control signal input/output (BACK, BREQ, WAIT) and 3-bit generic input/output
Port 7	4-bit input port	$P7_3$ to $P7_0/AN_3$ to AN_0	Analog input $(AN_3 \text{ to } AN_0)$ to A/D converter, and 4-bit generic input
Port 8	2-bit I/O port Schmitt inputs	P8 ₁ /IRQ ₁	IRQ ₁ input and generic input Do not set DDR to 1
		P8 ₀ /IRQ ₀	IRQ ₀ input and generic input/output
Port 9	3-bit I/O port	P9 ₄ /SCK/ĪRQ ₄ P9 ₂ /RxD P9 ₀ /TxD	Input and output (SCK, RxD, TxD) for serial communication interface (SCI), $\overline{IRQ_4}$ input, and 3-bit generic input/output
Port A	8-bit I/O port Schmitt inputs	$\begin{array}{l} {\sf PA_7/TP_7/TIOCB_2/A_{20}} \\ {\sf PA_6/TP_6/TIOCA_2/A_{21}} \\ {\sf PA_5/TP_5/TIOCB_1/A_{22}} \\ {\sf PA_4/TP_4/TIOCA_1/A_{23}} \\ {\sf PA_3/TP_3/TIOCB_0/TCLKD} \\ {\sf PA_2/TP_2/TIOCA_0/TCLKC} \\ {\sf PA_1/TP_1/TCLKB} \\ {\sf PA_0/TP_0/TCLKA} \end{array}$	Output (TP ₇ to TP ₀) Address output pin from programmable timing pattern controller (TPC), input and output (TCLKD, TCLKC, TCLKB, TCLKA, TIOCB ₂ , TIOCA ₂ , TIOCB ₁ , TIOCA ₁ , TIOCB ₀ , TIOCA ₀) for 16-bit integrated timer unit (ITU), and 8-bit generic input/output
Port B	4-bit I/O port Can drive LEDs Schmitt inputs	$\begin{array}{l} PB_3/TP_{11}/TIOCB_4\\ PB_2/TP_{10}/TIOCA_4\\ PB_1/TP_9/TIOCB_3\\ PB_0/TP_8/TIOCB_3 \end{array}$	Output (TP_{11} to TP_8) from TPC, ITU input and output ($TIOCB_4$, $TIOCA_4$, $TIOCB_3$, $TIOCA_3$), and 4-bit generic input/output

Table 7-1 Port Functions

7.2 Port 4

7.2.1 Overview

Port 4 is an 8-bit input/output port with the pin configuration shown in figure 7-1. The pin functions differ between the 8-bit and 16-bit bus modes.

When the bus width control register (ABWCR) designates areas 0 to 7 all as 8-bit-access areas, the H8/3001 operates in 8-bit bus mode and port 4 is a generic input/output port. When at least one of areas 0 to 7 is designated as a 16-bit-access area, the H8/3001 operates in 16-bit bus mode and port 4 becomes the lower data bus.

Port 4 has software-programmable built-in pull-up transistors.

Pins in port 4 can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor pair.



Figure 7-1 Port 4 Pin Configuration

7.2.2 Register Descriptions

Table 7-2 summarizes the registers of port 4.

Table 7-2Port 4 Registers

Name	Abbreviation	R/W	Initial Value
Port 4 data direction register	P4DDR	W	H'00
Port 4 data register	P4DR	R/W	H'00
Port 4 input pull-up control register	P4PCR	R/W	H'00
	Port 4 data direction register Port 4 data register	Port 4 data direction registerP4DDRPort 4 data registerP4DR	Port 4 data direction registerP4DDRWPort 4 data registerP4DRR/W

Note: * Lower 16 bits of the address.

Port 4 Data Direction Register (P4DDR): P4DDR is an 8-bit write-only register that can select input or output for each pin in port 4.

Bit	7	6	5	4	3	2	1	0
	P47DDR	P4 ₆ DDR	P4 ₅ DDR	P4 ₄ DDR	P43DDR	P4 ₂ DDR	P4 ₁ DDR	P4 ₀ DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Port 4 data direction 7 to 0 These bits select input or output for port 4 pins

8-Bit Bus Mode: When all areas are designated as 8-bit-access areas, selecting 8-bit bus mode, port 4 functions as a generic input/output port. A pin in port 4 becomes an output pin if the corresponding P4DDR bit is set to 1, and an input pin if this bit is cleared to 0.

16-Bit Bus Mode: When at least one area is designated as a 16-bit-access area, selecting 16-bit bus mode, port 4 functions as the lower data bus.

P4DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P4DDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

ABWCR and P4DDR are not initialized in software standby mode. When port 4 functions as a generic input/output port, if a P4DDR bit is set to 1, the corresponding pin maintains its output state in software standby mode.

Port 4 Data Register (P4DR): P4DR is an 8-bit readable/writable register that stores data for pins P4₇ to P4₀.

Bit	7	6	5	4	3	2	1	0	
	P4 ₇	P4 ₆	P4 ₅	P4 ₄	P43	P4 ₂	P4 ₁	P4 ₀	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Port 4 data 7 to 0								

These bits store data for port 4 pins

When a bit in P4DDR is set to 1, if port 4 is read the value of the corresponding P4DR bit is returned directly, regardless of the actual state of the pin. When a bit in P4DDR is cleared to 0, if port 4 is read the corresponding pin level is read. This applies in both 8-bit and 16-bit bus modes.

P4DR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

Port 4 Input Pull-Up Control Register (P4PCR): P4PCR is an 8-bit readable/writable register that controls the MOS input pull-up transistors in port 4.

Bit	7	6	5	4	3	2	1	0
	P47PCR	P4 ₆ PCR	$P4_5PCR$	P4 ₄ PCR	P4 ₃ PCR	P4 ₂ PCR	P41PCR	P40PCR
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port 4 input pull-up control 7 to 0

These bits control input pull-up transistors built into port 4

In 8-bit bus mode, when a P4DDR bit is cleared to 0 (selecting generic input), if the corresponding P4PCR bit is set to 1, the input pull-up transistor is turned on.

P4PCR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

7.2.3 Pin Functions in Each Mode

The functions of port 4 differ as described below depending on whether 8-bit or 16-bit bus mode is selected by ABWCR settings.

8-Bit Bus Mode: Input or output can be selected separately for each pin in port 4. A pin becomes an output pin if the corresponding P4DDR bit is set to 1 and an input pin if this bit is cleared to 0. The initial state is 8-bit bus mode in modes 1 and 3. Figure 7-2 shows the pin functions in 8-bit bus mode.



Figure 7-2 Pin Functions in 8-Bit Bus Mode (Port 4)

16-Bit Bus Mode: The input/output settings in P4DDR are ignored. Port 4 automatically becomes a bidirectional data bus. The initial state is 16-bit bus mode in modes 2 and 4. Figure 7-3 shows the pin functions in 16-bit bus mode.



Figure 7-3 Pin Functions in 16-Bit Bus Mode (Port 4)

7.2.4 Input Pull-Up Transistors

Port 4 has built-in MOS input pull-up transistors that can be controlled by software. These input pull-up transistors can be used in 8-bit bus mode. They can be turned on and off individually.

In 8-bit bus mode, when a P4PCR bit is set to 1 and the corresponding P4DDR bit is cleared to 0, the input pull-up transistor is turned on.

The input pull-up transistors are turned off by a reset and in hardware standby mode. In software standby mode they retain their previous state.

Table 7-3 summarizes the states of the input pull-ups in the 8-bit and 16-bit bus modes.

 Table 7-3 Input Pull-Up Transistor States (Port 4)

Mode	Reset	Hardware Standby Mode	Software Standby Mode	Other Modes
8-bit bus mode	Off	Off	On/off	On/off
16-bit bus mode			Off	Off

Legend

Off: The input pull-up transistor is always off.

On/off: The input pull-up transistor is on if P4PCR = 1 and P4DDR = 0. Otherwise, it is off.

7.3 Port 6

7.3.1 Overview

Port 6 is a 3-bit input/output port that is also used for input and output of bus control signals (BACK, \overline{BREQ} , and \overline{WAIT}). Port 6 has the same set of pin functions in all operating modes. Figure 7-4 shows the pin configuration of port 6.

Pins in port 6 can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor pair.



Figure 7-4 Port 6 Pin Configuration

7.3.2 Register Descriptions

Table 7-4 summarizes the registers of port 6.

Table 7-4Port 6 Registers

Address*	Name	Abbreviation	R/W	Initial Value
H'FFC9	Port 6 data direction register	P6DDR	W	H'80
H'FFCB	Port 6 data register	P6DR	R/W	H'80

Note: * Lower 16 bits of the address.

Port 6 Data Direction Register (P6DDR): P6DDR is an 8-bit write-only register that can select input or output for each pin in port 6.

Bit	7	6	5	4	3	2	1	0
		—	—	—	—	P6 ₂ DDR	P61DDR	P6 ₀ DDR
Initial value	1	0	0	0	0	0	0	0
Read/Write	_	W	W	W	W	W	W	W
Reserved bits Port 6 data direction 2 to 0								
These bits select input or output for port 6 pins								

A pin in port 6 becomes an output pin if the corresponding P6DDR bit is set to 1, and an input pin if this bit is cleared to 0.

P6DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P6DDR is initialized to H'80 by a reset and in hardware standby mode. In software standby mode it retains its previous setting, so if a P6DDR bit is set to 1, the corresponding pin maintains its output state in software standby mode.

Port 6 Data Register (P6DR): P6DR is an 8-bit readable/writable register that stores data for pins $P6_2$ to $P6_0$.



When a bit in P6DDR is set to 1, if port 6 is read the value of the corresponding P6DR bit is returned directly. When a bit in P6DDR is cleared to 0, if port 6 is read the corresponding pin level is read. In this case bit 7 reads 1 and bits 6 to 3 have undetermined values. Bits 7 to 3 are reserved. Bits 6 to 3 can be written and read, but they do not have corresponding pins. Bit 7 cannot be modified and always reads 1.

P6DR is initialized to H'80 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.
7.3.3 Pin Functions

The port 6 pins are also used for \overline{BACK} output and \overline{BREQ} and \overline{WAIT} input. Table 7-5 describes the selection of pin functions.

P6 ₂ /BACK	Bit BRLE in BRC	Bit BRLE in BRCR and bit P6 ₂ DDR select the pin function as follows						
	BRLE	BRLE 0						
	P6 ₂ DDR	0	1		_			
	Pin function	P6 ₂ input	P6 ₂ output]	BACK output			
P6 ₁ /BREQ	Bit BRLE in BRC	R and bit P6 ₁ D	DR select the p	n functio	n as follows			
	BRLE		0		1			
	P6 ₁ DDR	0	1	_				
	Pin function	P6 ₁ input	P6 ₁ output	BREQ input				
P6 ₀ /WAIT	Bits WCE7 to WC pin function as fo		bit WMS1 in WC	CR, and b	it P6 ₀ DDR sele Not all 1s			
	WMS1		0					
	WMS1 P6 ₀ DDR	0	1	0*	0*			

Table 7-5Port 6 Pin Functions

Note: * Do not set bit $P6_0DDR$ to 1.

7.4 Port 7

7.4.1 Overview

Port 7 is a 4-bit input port that is also used for analog input to the A/D converter. Port 7 has the same set of pin functions in all operating modes. Figure 7-5 shows the pin configuration of port 7.





7.4.2 Register Description

Table 7-6 summarizes the port 7 register. Port 7 is an input-only port, so it has no data direction register.

Table 7-6 Port 7 Register

Address*	Name	Abbreviation	R/W	Initial Value
H'FFCE	Port 7 data register	P7DR	R	Undetermined

Note: * Lower 16 bits of the address.

Port 7 Data Register (P7DR)



Note: * Determined by pins $P7_3$ to $P7_0$.

When port 7 is read, the pin levels are always read.

7.5 Port 8

7.5.1 Overview

Port 8 is a 2-bit input/output port that is also used for $\overline{IRQ_1}$ and $\overline{IRQ_0}$ input. Port 8 has the same set of pin functions in all operating modes. Figure 7-6 shows the pin configuration of port 8.

Pins in port 8 can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor pair. Port 8 has Schmitt-trigger inputs.



Figure 7-6 Port 8 Pin Configuration

7.5.2 Register Descriptions

Table 7-7 summarizes the registers of port 8.

Table 7-7 Port 8 Registers

Address*	Name	Abbreviation	R/W	Initial Value
H'FFCD	Port 8 data direction register	P8DDR	W	H'F0
H'FFCF	Port 8 data register	P8DR	R/W	H'E0

Note: * Lower 16 bits of the address.

Port 8 Data Direction Register (P8DDR): P8DDR is an 8-bit write-only register that can select input or output for each pin in port 8.



When $P8_0DDR$ is set to 1, $P8_0$ becomes a generic output pin, and when it is cleared to 0, $P8_0$ becomes an input pin. Do not set $P8_1DDR$ to 1.

P8DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P8DDR is initialized to H'F0 by a reset and in hardware standby mode. In software standby mode it retains its previous setting, so if a P8DDR bit is set to 1, the corresponding pin maintains its output state in software standby mode.

Port 8 Data Register (P8DR): P8DR is an 8-bit readable/writable register that stores data for pins P8₁ and P8₀.



When a bit in P8DDR is set to 1, if port 8 is read the value of the corresponding P8DR bit is returned directly. When a bit in P8DDR is cleared to 0, if port 8 is read the corresponding pin level is read.

Bits 7 to 2 are reserved. Bits 7 to 5 cannot be modified and always read 1. Bits 4 to 2 can be written and read, but they do not have corresponding pins.

P8DR is initialized to H'E0 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

7.5.3 Pin Functions

The port 8 pins are also used for $\overline{IRQ_1}$ and $\overline{IRQ_0}$ input. Table 7-8 describes the selection of pin functions.

Table 7-8Port 8 Pin Functions

Pin	Pin Functions and Selection Method								
P8 ₁ /IRQ ₁	Bit P8 ₁ DDR selects the pin function as follows								
	P8 ₁ DDR	0	1						
	Pin function	P8 ₁ input	—						
		IRQ ₁ input							
P8 ₀ /IRQ ₀	Bit RFSHE P80DI	DR select the pin function as fo	bllows						
	P8 ₀ DDR	0	1						
	Pin function	P8 ₀ input P8 ₀ output							
		IRQ ₀	input						

7.6 Port 9

7.6.1 Overview

Port 9 is a 3-bit input/output port that is also used for input and output (TxD, RxD, SCK) by serial communication interface (SCI), and for $\overline{IRQ_4}$ input. Port 9 has the same set of pin functions in all operating modes. Figure 7-7 shows the pin configuration of port 9.

Pins in port 9 can drive one TTL load and a 30-pF capacitive load. They can also drive a darlington transistor pair.



Figure 7-7 Port 9 Pin Configuration

7.6.2 Register Descriptions

Table 7-9 summarizes the registers of port 9.

Table 7-9 Port 9 Registers

Address*	Name	Abbreviation	R/W	Initial Value
H'FFD0	Port 9 data direction register	P9DDR	W	H'C0
H'FFD2	Port 9 data register	P9DR	R/W	H'C0

Note: * Lower 16 bits of the address.

Port 9 Data Direction Register (P9DDR): P9DDR is an 8-bit write-only register that can select input or output for each pin in port 9.



A pin in port 9 becomes an output pin if the corresponding P9DDR bit is set to 1, and an input pin if this bit is cleared to 0.

P9DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P9DDR is initialized to H'C0 by a reset and in hardware standby mode. In software standby mode it retains its previous setting, so if a P9DDR bit is set to 1, the corresponding pin maintains its output state in software standby mode.

Port 9 Data Register (P9DR): P9DR is an 8-bit readable/writable register that stores data for pins P9₄, P9₂, and P9₀.



When a bit in P9DDR is set to 1, if port 9 is read the value of the corresponding P9DR bit is returned directly. When a bit in P9DDR is cleared to 0, if port 9 is read the corresponding pin level is read.

Bits 7 and 6 are reserved. They cannot be modified and are always read as 1. Bits 5, 3, and 1 are also reserved. They can be written and read, but they do not have corresponding pins.

P9DR is initialized to H'C0 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

7.6.3 Pin Functions

The port 9 pins are also used for SCI input and output (TxD, RxD, SCK), and for $\overline{IRQ_4}$ input. Table 7-10 describes the selection of pin functions.

Pin	Pin Functions and Selection Method									
P9 ₄ /SCK/IRQ ₄	Bit C/A in SMR of SCI, bits CKE0 and CKE1 in SCR of SCI0, and bit $P9_4DDR$ select the pin function as follows									
	CKE1			0		1				
	C/A		()	1	_				
	CKE0		0	1	—	_				
	P9 ₄ DDR	0	1	—	—	_				
	Pin function	P9 ₄ input	P9 ₄ output	SCK output	SCK output	SCK input				
				IRQ ₄	input					
P9 ₂ /RxD	Bit RE in SCR of	SCI and	d bit P9 ₂	DDR select the	e pin function as	sfollows				
	RE		()		I				
	P9 ₂ DDR		0	1	_	-				
	Pin function	P9 ₂	input	P9 ₂ output	RxD	input				
P9 ₀ /TxD	P9 ₀ /TxD Bit TE in SCR of SCI and bit P9 ₀ DDR select the pin function as follows									
	TE		()						
	P9 ₀ DDR		0	1	-	_				
	Pin function	P9 ₀	input	P9 ₀ output	TxD c	output				

Table 7-10Port 9 Pin Functions

7.7 Port A

7.7.1 Overview

Port A is an 8-bit input/output port that is also used for address output (A_{23} to A_{20}), output (TP_7 to TP_0) from the programmable timing pattern controller (TPC), and input and output (TIOCB₂, TIOCA₂, TIOCA₁, TIOCA₀, TIOCA₀, TCLKD, TCLKC, TCLKB, TCLKA) by the 16-bit integrated timer unit (ITU). Pin functions differ depending on the operating mode. Figure 7-8 shows the pin configuration of port A.

Pins in port A can drive one TTL load and a 30-pF capacitive load. They can also drive a darlington transistor pair. Port A has Schmitt-trigger inputs.



Figure 7-8 Port A Pin Configuration

7.7.2 Register Descriptions

Table 7-11 summarizes the registers of port A.

Table 7-11 Port A Registers

Address*	Name	Abbreviation	R/W	Initial Value	
H'FFD1	Port A data direction register	PADDR	W	Modes 1, 2	H'00
				Modes 3, 4	H'80
H'FFD3	Port A data register	PADR	R/W	H'00	
				-	

Note: * Lower 16 bits of the address.

Port A Data Direction Register (PADDR): PADDR is an 8-bit write-only register that can select input or output for each pin in port A.

Bit		7	6	5	4	3	2	1	0
		PA7DDR	PA ₆ DDR	PA ₅ DDR	PA ₄ DDR	PA ₃ DDR	PA ₂ DDR	PA ₁ DDR	PA ₀ DDR
Modes	Initial valu	ue O	0	0	0	0	0	0	0
1, 2	Read/Wr	ite W	W	W	W	W	W	W	W
Modes	Initial valu	ue 1	0	0	0	0	0	0	0
3, 4	Read/Wr	ite —	W	W	W	W	W	W	W

Port A data direction 7 to 0

These bits select input or output for port A pins

A pin in port A becomes an output pin if the corresponding PADDR bit is set to 1, and an input pin if this bit is cleared to 0. In modes 3 and 4, PA_7DDR is fixed at 1 and PA_7 functions as an address output pin.

PADDR is a write-only register. Its value cannot be read. All bits return 1 when read.

PADDR is initialized to H'00 by a reset and in hardware standby mode in modes 1 and 2. It is initialized to H'80 by a reset and in hardware standby mode in modes 3 and 4. In software standby mode it retains its previous setting, so if a PADDR bit is set to 1, the corresponding pin maintains its output state in software standby mode.

Port A Data Register (PADR): PADR is an 8-bit readable/writable register that stores data for pins PA₇ to PA₀.

Bit	7	6	5	4	3	2	1	0
	PA ₇	PA_6	PA_5	PA ₄	PA ₃	PA ₂	PA ₁	PA ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			F	Port A dat	a 7 to 0			

These bits store data for port A pins

When a bit in PADDR is set to 1, if port A is read the value of the corresponding PADR bit is returned directly. When a bit in PADDR is cleared to 0, if port A is read the corresponding pin level is read.

PADR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

7.7.3 Pin Functions

The port A pins are also used for address output $(A_{23} \text{ to } A_{20})$, TPC output $(TP_7 \text{ to } TP_0)$, ITU input/output $(TIOCB_2 \text{ to } TIOCB_0, TIOCA_2 \text{ to } TIOCA_0)$, and input (TCLKD, TCLKC, TCLKB, TCLKA). Table 7-12 describes the selection of pin functions.

Table 7-12 Port A Pin Functions

Pin	Pin Functions and Selection Method										
PA ₇ /TP ₇ /TIOCB ₂ / A ₂₀		J, ITU channel 2 settings (bit PWM2 in TMDR and bits IOB2 to bit NDER7 in NDERA, and bit PA ₇ DDR in PADDR select the llows									
		Mo	des 1 an	d 2		Modes 3 and 4					
	ITU channel 2 settings	① in table below	(2) ir	n table be	elow	—					
	PA7DDR		0	1	1	_					
	NDER7			0	1	_					
	Pin function	TIOCB ₂ output	PA ₇ PA ₇ TP ₇ input output output			—					
		TIOCB ₂ input* A ₂₀ output									
	Note: * TIOCB ₂ ir	nput when IOB2 =	= 1 and F	WM2 = 0	Э.						

ITU channel 2 settings	2	(D	2
IOB2	(C		1
IOB1	0	0	1	—
IOB0	0	1		—

Pin Pin Functions and Selection Method

PA₆/TP₆/TIOCA₂/ The mode setting, ITU channel 2 settings (bit PWM2 in TMDR and bits IOA2 to IOA0 in TIOR2), bit NDER6 in NDERA, and bit PA₆DDR in PADDR select the pin function as follows

	Мо	Modes 3 and 4			
ITU channel 2 settings	① in table below	(2) ir	n table be	_	
PA ₆ DDR	—	0	1	—	
NDER6			0	1	—
Pin function	TIOCA ₂ output	PA ₆ PA ₆ TP ₆ input output output			—
		тіс	DCA ₂ inp	out*	A ₂₁ output

Note: * TIOCA₂ input when IOA2 = 1.

ITU channel 2 settings	2 1			2	1
PWM2	0				1
IOA2	0			1	—
IOA1	0	0 0 1			—
IOA0	0	1			—

Pin	Pin Functions and Selection Method
PA ₅ /TP ₅ /TIOCB ₁ / A ₂₂	The mode setting, ITU channel 1 settings (bit A22E in BRCR, bit PWM1 in TMDR and bits IOB2 to IOB0 in TIOR1), bit NDER5 in NDERA, and bit PA ₅ DDR in PADDR select the pin function as follows

	Мо		Modes 3 and 4		
ITU channel 1 settings	① in table below	(2) in table below			—
PA ₅ DDR	—	0	1	1	—
NDER5	_	—	0	1	—
Pin function	TIOCB ₁ output	PA ₅ input	PA ₅ output	TP ₅ output	—
		TIC	OCB ₁ inp	out*	A ₂₂ output

Note: * TIOCB₁ input when IOB2 = 1 and PWM1 = 0.

ITU channel 1 settings	2	(1)		2
IOB2	0			1
IOB1	0	0	1	—
IOB0	0	1	—	—

Pin Pin Functions and Selection Method

PA₄/TP₄/TIOCA₁/ The mode setting, ITU channel 1 settings (bit A23E in BRCR, bit PWM1 in A₂₃ TMDR and bits IOA2 to IOA0 in TIOR1), bit NDER4 in NDERA, and bit PA₄DDR in PADDR select the pin function as follows

	Мо		Modes 3 and 4		
ITU channel 1 settings	① in table below	(2) ii	n table b	—	
PA ₄ DDR		0	1	—	
NDER4		—	- 0 1		—
Pin function	TIOCA ₁ output	PA ₄ PA ₄ TP ₄ input output output		—	
		тіс	CA1 inp	A ₂₃ output	

Note: * TIOCA₁ input when IOA2 = 1.

ITU channel 1 settings	2 1			2	1)
PWM1	0				1
IOA2	0			1	—
IOA1	0	0 0 1			
IOA0	0 1 —				—

Pin	Pin Functions and Selection Method
PA ₃ /TP ₃ /TIOCB ₀ / TCLKD	ITU channel 0 settings (bit PWM0 in TMDR and bits IOB2 to IOB0 in TIOR0), bits TPSC2 to TPSC0 in timer control registers 4 to 0 (TCR4 to TCR0), bit NDER3 in NDERA, and bit PA_3DDR in PADDR select the pin function as follows

ITU channel 0 settings	① in table below	2	in table be	low	
PA ₃ DDR	_	0	1	1	
NDER3	_	_	0	1	
Pin function	TIOCB ₀ output	PA ₃ input	PA ₃ output	TP ₃ output	
		TI	OCB ₀ inpu	It*1	
	TCLKD input*2				

Notes: 1. TIOCB₀ input when IOB2 = 1 and PWM0 = 0. 2. TCLKD input when TPSC2 = TPSC1 = TPSC0 = 1 in any of

TCR4 to TCR0.

ITU channel 0 settings	2	1		2
IOB2	0			1
IOB1	0 0 1		1	—
IOB0	0	1		—

 Pin
 Pin Functions and Selection Method

 PA2/TP2/TIOCA0/ TCLKC
 ITU channel 0 settings (bit PWM0 in TMDR and bits IOA2 to IOA0 in TIOR0), bits TPSC2 to TPSC0 in TCR4 to TCR0, bit NDER2 in NDERA, and bit PA2DDR in PADDR select the pin function as follows

ITU channel 0 settings	① in table below	2	in table be	low	
PA ₂ DDR	—	0	1	1	
NDER2	—	—	0	1	
Pin function	TIOCA ₀ output	PA ₂ input	PA ₂ output	TP ₂ output	
	TIOCA ₀ input*1 and TCLKC input*2				

Notes: 1. TIOCA₀ input when IOA2 = 1.

2. TCLKC input when TPSC2 = TPSC1 = 1 and TPSC0 = 0 in any of TCR4 to TCR0.

ITU channel 0 settings	2	1		2	1
PWM0		0			1
IOA2	0			1	—
IOA1	0	0 0 1			—
IOA0	0	1			_

Pin	Pin Functions ar	nd Selection Metho	d	Pin Functions and Selection Method					
PA ₁ /TP ₁ /TCLKB	Bit NDER1 in NDI as follows	ERA and bit PA ₁ DDF	र in PADDR select tl	he pin function					
	PA ₁ DDR	0	1	1					
	NDER1	_	0	1					
	Pin function PA ₁ input PA ₁ output TP ₁ output								
			TCLKB input*						
PA ₀ /TP ₀ /TCLKA	Note: * TCLKB input when MDF = 1 in TMDR, or when TPSC2 = 1, TPSC1 = 0, and TPSC0 = 1 in any of TCR4 to TCR0. Bit NDER0 in NDERA and bit PA ₀ DDR in PADDR select the pin function as follows								
	PA ₀ DDR	0	1	1					
	NDER0		0	1					
	Pin function	PA ₀ input	PA ₀ output	TP ₀ output					
	TCLKA input*								
		put when MDF = 1 ir 0 in any of TCR4 to		PSC2 = 1 and					

7.8 Port B

7.8.1 Overview

Port B is a 4-bit input/output port that is also used for output $(TP_{11} \text{ to } TP_8)$ from the programmable timing pattern controller (TPC), and input/output (TIOCB₄, TIOCB₃, TIOCA₄, TIOCA₃) by the 16-bit integrated timer unit (ITU). Port B has the same set of pin functions in all operating modes. Figure 7-9 shows the pin configuration of port B.

Pins in port B can drive one TTL load and a 30-pF capacitive load. They can also drive a darlington transistor pair. Port B has Schmitt-trigger inputs.



Figure 7-9 Port B Pin Configuration

7.8.2 Register Descriptions

Table 7-13 summarizes the registers of port B.

Table 7-13Port B Registers

Address*	Name	Abbreviation	R/W	Initial Value
H'FFD4	Port B data direction register	PBDDR	W	H'00
H'FFD6	Port B data register	PBDR	R/W	H'00

Note: * Lower 16 bits of the address.

Port B Data Direction Register (PBDDR): PBDDR is an 8-bit write-only register that can select input or output for each pin in port B.

Bit	7	6	5	4	3	2	1	0
	_		—	_	PB ₃ DDR	PB ₂ DDR	PB ₁ DDR	PB ₀ DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
		Reserv	ved bits		The	t B data d se bits sel port B pins	ect input c	

A pin in port B becomes an output pin if the corresponding PBDDR bit is set to 1, and an input pin if this bit is cleared to 0.

PBDDR is a write-only register. Its value cannot be read. All bits return 1 when read.

PBDDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting, so if a PBDDR bit is set to 1, the corresponding pin maintains its output state in software standby mode.

Port B Data Register (PBDR): PBDR is an 8-bit readable/writable register that stores data for pins PB₃ to PB₀.



When a bit in PBDDR is set to 1, if port B is read the value of the corresponding PBDR bit is returned directly. When a bit in PBDDR is cleared to 0, if port B is read the corresponding pin level is read. Bits 7 to 4 are reserved and can be written and read. When a bit is read with its corresponding DDR bit set to 1, the DR value is read directly. If the DDR bit is 0, it always reads as 1.

PBDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

7.8.3 Pin Functions

The port B pins are also used for TPC output (TP_{11} to TP_8) and ITU input/output (TIOCB₄, TIOCB₃, TIOCA₄, TIOCA₃). Table 7-14 describes the selection of pin functions.

Table 7-14 Port B Pin Functions

Pin Pin Functions and Selection Method

PB₃/TP₁₁/TIOCB₄ ITU channel 4 settings (bit PWM4 in TMDR, bit EB4 in TOER, and bits IOB2 to IOB0 in TIOR4), bit NDER11 in NDERB, and bit PB₃DDR in PBDDR select the pin function as follows

ITU channel 4 settings	① in table below	2	in table be	low
PB ₃ DDR	—	0	1	1
NDER11	—	—	0	1
Pin function	TIOCB ₄ output	PB ₃ input	PB ₃ output	TP ₁₁ output
		TI	OCB ₄ inpu	ut*

Note: * TIOCB₄ input when PWM4 = 0 and IOB2 = 1.

ITU channel 4 settings	2	2 1 2			2
EB4	0	1			
IOB2	—	0	0	0	1
IOB1	—	0	0	1	_
IOB0		0	1		

Pin Pin Functions and Selection Method

PB₂/TP₁₀/TIOCA₄ ITU channel 4 settings (bit CMD1 in TFCR, bit EA4 in TOER, bit PWM4 in TMDR, and bits IOA2 to IOA0 in TIOR4), bit NDER10 in NDERB, and bit PB₂DDR in PBDDR select the pin function as follows

ITU channel 4 settings	① in table below	2	in table be	low
PB ₂ DDR	_	0	1	1
NDER10	—	_	0	1
Pin function	TIOCA ₄ output	PB ₂ input	PB ₂ output	TP ₁₀ output
		TI	OCA ₄ inpu	ut*

Note: * TIOCA₄ input when PWM4 = 0 and IOA2 = 1.

ITU channel 4 settings	2	2	C	D	2	1
EA4	0	1				
PWM4	_		0			1
IOA2	—	0	0	0	1	—
IOA1	_	0	0	1	_	—
IOA0	—	0	1		—	—

Pin Pin Functions and Selection Method

PB₁/TP₉/TIOCB₃ ITU channel 3 settings (bit PWM3 in TMDR, bit EB3 in TOER, and bits IOB2 to IOB0 in TIOR3), bit NDER9 in NDERB, and bit PB₁DDR in PBDDR select the pin function as follows

ITU channel 3 settings	(1) in table below	2 in table below			
PB ₁ DDR	_	0	1	1	
NDER9	—	—	0	1	
Pin function	TIOCB ₃ output	PB ₁ input	PB ₁ output	TP ₉ output	
		TI	OCB ₃ inpu	ut*	

Note: * TIOCB₃ input when PWM3 = 0 and IOB2 = 1.

ITU channel 3 settings	2	2 1 2			
EB3	0			1	
IOB2		0	0	0	1
IOB1	_	0	0	1	_
IOB0		0	1		

Pin	Pin Functions and Selection Method							
PB ₀ /TP ₈ /TIOCA ₃ ITU channel 3 settings (bit EA3 in TOER, bit PWM3 in TMDR, and bits IOA2 IOA0 in TIOR3), bit NDER8 in NDERB, and bit PB ₀ DDR in PBDDR select th pin function as follows								
	ITU channel 3 settings							
	PB ₀ DDR	_	0	1	1			
	NDER8 —		—	0	1			
	Pin function	TIOCA ₃ output	PB ₀ input	PB ₀ output	TP ₈ output			

Note: * TIOCA₃ input when PWM3 = 0 and IOA2 = 1.

ITU channel 3 settings	2	2	(D	2	1
EA3	0	1				
PWM3	_		0			1
IOA2	_	0	0	0	1	—
IOA1	_	0	0	1	_	—
IOA0		0	1			_

TIOCA₃ input*

Section 8 16-Bit Integrated Timer Unit (ITU)

8.1 Overview

The H8/3001 has a built-in 16-bit integrated timer unit (ITU) with five 16-bit timer channels.

8.1.1 Features

ITU features are listed below.

- Capability to process up to 10 pulse outputs or 10 pulse inputs
- Ten general registers (GRs, two per channel) with independently-assignable output compare or input capture functions
- Selection of eight counter clock sources for each channel:

Internal clocks: ø, ø/2, ø/4, ø/8 External clocks: TCLKA, TCLKB, TCLKC, TCLKD

- Five operating modes selectable in all channels:
 - Waveform output by compare match

Selection of 0 output, 1 output, or toggle output (only 0 or 1 output in channel 2)

- Input capture function

Rising edge, falling edge, or both edges (selectable)

— Counter clearing function

Counters can be cleared by compare match or input capture

- Synchronization

Two or more timer counters (TCNTs) can be preset simultaneously, or cleared simultaneously by compare match or input capture. Counter synchronization enables synchronous register input and output.

— PWM mode

PWM output can be provided with an arbitrary duty cycle. With synchronization, up to five-phase PWM output is possible

• Phase counting mode selectable in channel 2

Two-phase encoder output can be counted automatically.

- One additional mode selectable in channels 3 and 4
 - Buffering

Input capture registers can be double-buffered. Output compare registers can be updated automatically.

• High-speed access via internal 16-bit bus

The 16-bit timer counters, general registers, and buffer registers can be accessed at high speed via a 16-bit bus.

• Fifteen interrupt sources

Each channel has two compare match/input capture interrupts and an overflow interrupt. All interrupts can be requested independently.

• Output triggering of programmable pattern controller (TPC)

Compare match/input capture signals from channels 0 to 3 can be used as TPC output triggers.

Table 8-1 summarizes the ITU functions.

ltem		Channel 0	Channel 1	Channel 2	Channel 3	Channel 4		
Clock sources		Internal clocks:	ø, ø/2, ø/4, ø/8					
		External clocks	External clocks: TCLKA, TCLKB, TCLKC, TCLKD, selectable independently					
General registe (output compar capture register	e/input	GRA0, GRB0	GRA1, GRB1	GRA2, GRB2	GRA3, GRB3	GRA4, GRB4		
Buffer registers		—	—	_	BRA3, BRB3	BRA4, BRB4		
Input/output pin	IS	TIOCA0, TIOCB0	TIOCA1, TIOCB1	TIOCA2, TIOCB2	TIOCA3, TIOCB3	TIOCA4, TIOCB4		
Counter clearin	g function	GRA0/GRB0 compare match or input capture	GRA1/GRB1 compare match or input capture	GRA2/GRB2 compare match or input capture	GRA3/GRB3 compare match or input capture	GRA4/GRB4 compare match or input capture		
Compare	0	00	00	0				
match output	1	00	00	0				
	Toggle	00	_	00				
Input capture fu	unction	00	00	0				
Synchronization	n	00	00	0				
PWM mode		00	00	0				
Phase counting	mode		_	o—	_			
Buffering		_	_	—	00			
Interrupt source	es	Three sources	Three sources	Three sources	Three sources	Three sources		
		 Compare match/input capture A0 	 Compare match/input capture A1 	Compare match/input capture A2	Compare match/input capture A3	 Compare match/input capture A4 		
		 Compare match/input capture B0 	 Compare match/input capture B1 	Compare match/input capture B2	Compare match/input capture B3	 Compare match/input capture B4 		
		Overflow	Overflow	Overflow	 Overflow 	 Overflow 		

Table 8-1 ITU Functions

Legend

o: Available

-: Not available

8.1.2 Block Diagrams

ITU Block Diagram (overall): Figure 8-1 is a block diagram of the ITU.



Figure 8-1 ITU Block Diagram (Overall)

Block Diagram of Channels 0 and 1: ITU channels 0 and 1 are functionally identical. Both have the structure shown in figure 8-2.



Figure 8-2 Block Diagram of Channels 0 and 1 (for Channel 0)

Block Diagram of Channel 2: Figure 8-3 is a block diagram of channel 2. This is the channel that provides only 0 output and 1 output.



Figure 8-3 Block Diagram of Channel 2

Block Diagrams of Channels 3 and 4: ITU channels 3 and 4 have identical functions. Figure 8-4 is a block diagram of channel 3. A block diagram of channel 4 is similar.



Figure 8-4 Block Diagram of Channel 3

8.1.3 Input/Output Pins

Table 8-2 summarizes the ITU pins.

Table 8-2 ITU Pins

Channel	Name	Abbre- viation	Input/ Output	Function
Common	Clock input A	TCLKA	Input	External clock A input pin (phase-A input pin in phase counting mode)
	Clock input B	TCLKB	Input	External clock B input pin (phase-B input pin in phase counting mode)
	Clock input C	TCLKC	Input	External clock C input pin
	Clock input D	TCLKD	Input	External clock D input pin
0	Input capture/output compare A0	TIOCA0	Input/ output	GRA0 output compare or input capture pin PWM output pin in PWM mode
	Input capture/output compare B0	TIOCB0	Input/ output	GRB0 output compare or input capture pin
1	Input capture/output compare A1	TIOCA1	Input/ output	GRA1 output compare or input capture pin PWM output pin in PWM mode
	Input capture/output compare B1	TIOCB1	Input/ output	GRB1 output compare or input capture pin
2	Input capture/output compare A2	TIOCA2	Input/ output	GRA2 output compare or input capture pin PWM output pin in PWM mode
	Input capture/output compare B2	TIOCB2	Input/ output	GRB2 output compare or input capture pin
3	Input capture/output compare A3	TIOCA3	Input/ output	GRA3 output compare or input capture pin PWM output pin in PWM mode
	Input capture/output compare B3	TIOCB3	Input/ output	GRB3 output compare or input capture pin
4	Input capture/output compare A4	TIOCA4	Input/ output	GRA4 output compare or input capture pin PWM output pin in PWM mode
	Input capture/output compare B4	TIOCB4	Input/ output	GRB4 output compare or input capture pin

8.1.4 Register Configuration

Table 8-3 summarizes the ITU registers.

Table 8-3 ITU Registers

Channel	Address*1	Name	Abbre- viation	R/W	Initial Value
Common	H'FF60	Timer start register	TSTR	R/W	H'E0
	H'FF61	Timer synchro register	TSNC	R/W	H'E0
	H'FF62	Timer mode register	TMDR	R/W	H'80
	H'FF63	Timer function control register	TFCR	R/W	H'C0
	H'FF90	Timer output master enable register	TOER	R/W	H'FF
0	H'FF64	Timer control register 0	TCR0	R/W	H'80
	H'FF65	Timer I/O control register 0	TIOR0	R/W	H'88
	H'FF66	Timer interrupt enable register 0	TIER0	R/W	H'F8
	H'FF67	Timer status register 0	TSR0	R/(W)*2	H'F8
	H'FF68	Timer counter 0 (high)	TCNT0H	R/W	H'00
	H'FF69	Timer counter 0 (low)	TCNT0L	R/W	H'00
	H'FF6A	General register A0 (high)	GRA0H	R/W	H'FF
	H'FF6B	General register A0 (low)	GRA0L	R/W	H'FF
	H'FF6C	General register B0 (high)	GRB0H	R/W	H'FF
	H'FF6D	General register B0 (low)	GRB0L	R/W	H'FF
1	H'FF6E	Timer control register 1	TCR1	R/W	H'80
	H'FF6F	Timer I/O control register 1	TIOR1	R/W	H'88
	H'FF70	Timer interrupt enable register 1	TIER1	R/W	H'F8
	H'FF71	Timer status register 1	TSR1	R/(W)*2	H'F8
	H'FF72	Timer counter 1 (high)	TCNT1H	R/W	H'00
	H'FF73	Timer counter 1 (low)	TCNT1L	R/W	H'00
	H'FF74	General register A1 (high)	GRA1H	R/W	H'FF
	H'FF75	General register A1 (low)	GRA1L	R/W	H'FF
	H'FF76	General register B1 (high)	GRB1H	R/W	H'FF
	H'FF77	General register B1 (low)	GRB1L	R/W	H'FF

Notes: 1. The lower 16 bits of the address are indicated.

2. Only 0 can be written, to clear flags.

Table 8-3 ITU Registers (cont)

Channel	Address*1	Name	Abbre- viation	R/W	Initial Value
2	H'FF78	Timer control register 2	TCR2	R/W	H'80
	H'FF79	Timer I/O control register 2	TIOR2	R/W	H'88
	H'FF7A	Timer interrupt enable register 2	TIER2	R/W	H'F8
	H'FF7B	Timer status register 2	TSR2	R/(W)*2	H'F8
	H'FF7C	Timer counter 2 (high)	TCNT2H	R/W	H'00
	H'FF7D	Timer counter 2 (low)	TCNT2L	R/W	H'00
	H'FF7E	General register A2 (high)	GRA2H	R/W	H'FF
	H'FF7F	General register A2 (low)	GRA2L	R/W	H'FF
	H'FF80	General register B2 (high)	GRB2H	R/W	H'FF
	H'FF81	General register B2 (low)	GRB2L	R/W	H'FF
3	H'FF82	Timer control register 3	TCR3	R/W	H'80
	H'FF83	Timer I/O control register 3	TIOR3	R/W	H'88
	H'FF84	Timer interrupt enable register 3	TIER3	R/W	H'F8
	H'FF85	Timer status register 3	TSR3	R/(W)*2	H'F8
	H'FF86	Timer counter 3 (high)	TCNT3H	R/W	H'00
	H'FF87	Timer counter 3 (low)	TCNT3L	R/W	H'00
	H'FF88	General register A3 (high)	GRA3H	R/W	H'FF
	H'FF89	General register A3 (low)	GRA3L	R/W	H'FF
	H'FF8A	General register B3 (high)	GRB3H	R/W	H'FF
	H'FF8B	General register B3 (low)	GRB3L	R/W	H'FF
	H'FF8C	Buffer register A3 (high)	BRA3H	R/W	H'FF
	H'FF8D	Buffer register A3 (low)	BRA3L	R/W	H'FF
	H'FF8E	Buffer register B3 (high)	BRB3H	R/W	H'FF
	H'FF8F	Buffer register B3 (low)	BRB3L	R/W	H'FF

Notes: 1. The lower 16 bits of the address are indicated.

2. Only 0 can be written, to clear flags.

Table 8-3 ITU Registers (cont)

Channel	Address*1	Name	Abbre- viation	R/W	Initial Value
4	H'FF92	Timer control register 4	TCR4	R/W	H'80
	H'FF93	Timer I/O control register 4	TIOR4	R/W	H'88
	H'FF94	Timer interrupt enable register 4	TIER4	R/W	H'F8
	H'FF95	Timer status register 4	TSR4	R/(W)*2	H'F8
	H'FF96	Timer counter 4 (high)	TCNT4H	R/W	H'00
	H'FF97	Timer counter 4 (low)	TCNT4L	R/W	H'00
	H'FF98	General register A4 (high)	GRA4H	R/W	H'FF
	H'FF99	General register A4 (low)	GRA4L	R/W	H'FF
	H'FF9A	General register B4 (high)	GRB4H	R/W	H'FF
	H'FF9B	General register B4 (low)	GRB4L	R/W	H'FF
	H'FF9C	Buffer register A4 (high)	BRA4H	R/W	H'FF
	H'FF9D	Buffer register A4 (low)	BRA4L	R/W	H'FF
	H'FF9E	Buffer register B4 (high)	BRB4H	R/W	H'FF
	H'FF9F	Buffer register B4 (low)	BRB4L	R/W	H'FF

Notes: 1. The lower 16 bits of the address are indicated.

2. Only 0 can be written, to clear flags.

8.2 Register Descriptions

8.2.1 Timer Start Register (TSTR)

TSTR is an 8-bit readable/writable register that starts and stops the timer counter (TCNT) in channels 0 to 4.



TSTR is initialized to H'E0 by a reset and in standby mode.

Bits 7 to 5—Reserved: Read-only bits, always read as 1.

Bit 4—Counter Start 4 (STR4): Starts an	nd stops timer counter 4 (TCNT4).
---	-----------------------------------

Bit 4 STR4	Description	
0	TCNT4 is halted	(Initial value)
1	TCNT4 is counting	
1	TCNT4 is counting	

Bit 3—Counter Start 3 (STR3): Starts and stops timer counter 3 (TCNT3).

Bit 3 STR3	Description	
0	TCNT3 is halted	(Initial value)
1	TCNT3 is counting	

Bit 2—Counter Start 2 (STR2): Starts and stops timer counter 2 (TCNT2).

Bit 2 STR2	Description	
0	TCNT2 is halted	(Initial value)
1	TCNT2 is counting	
Bit 1—Counter Start 1 (STR1): Starts and stops timer counter 1 (TCNT1).

Bit 1		
STR1	Description	
0	TCNT1 is halted	(Initial value)
1	TCNT1 is counting	

Bit 0—Counter Start 0 (STR0): Starts and stops timer counter 0 (TCNT0).

Bit 0		
STR0	Description	
0	TCNT0 is halted	(Initial value)
1	TCNT0 is counting	

8.2.2 Timer Synchro Register (TSNC)

TSNC is an 8-bit readable/writable register that selects whether channels 0 to 4 operate



independently or synchronously. Channels are synchronized by setting the corresponding bits to 1.

TSNC is initialized to H'E0 by a reset and in standby mode.

Bits 7 to 5—Reserved: Read-only bits, always read as 1.

Bit 4—Timer Sync 4 (SYNC4): Selects whether channel 4 operates independently or synchronously.

Bit 4 SYNC4	Description	
0	Channel 4's timer counter (TCNT4) operates independently TCNT4 is preset and cleared independently of other channels	(Initial value)

Bit 3—Timer Sync 3 (SYNC3): Selects whether channel 3 operates independently or synchronously.

Bit 3 SYNC3	Description	
0	Channel 3's timer counter (TCNT3) operates independently TCNT3 is preset and cleared independently of other channels	(Initial value)
1	Channel 3 operates synchronously TCNT3 can be synchronously preset and cleared	

Bit 2—Timer Sync 2 (SYNC2): Selects whether channel 2 operates independently or synchronously.

 Bit 2 SYNC2
 Description

 0
 Channel 2's timer counter (TCNT2) operates independently TCNT2 is preset and cleared independently of other channels
 (Initial value)

 1
 Channel 2 operates synchronously TCNT2 can be synchronously preset and cleared
 Image: Cleared

Bit 1—Timer Sync 1 (SYNC1): Selects whether channel 1 operates independently or synchronously.

Bit 1 SYNC1	Description	
0	Channel 1's timer counter (TCNT1) operates independently TCNT1 is preset and cleared independently of other channels	(Initial value)
1	Channel 1 operates synchronously TCNT1 can be synchronously preset and cleared	

Bit 0—Timer Sync 0 (SYNC0): Selects whether channel 0 operates independently or synchronously.

Bit 0 SYNC0	Description	
0	Channel 0's timer counter (TCNT0) operates independently TCNT0 is preset and cleared independently of other channels	(Initial value)
1	Channel 0 operates synchronously TCNT0 can be synchronously preset and cleared	

8.2.3 Timer Mode Register (TMDR)

TMDR is an 8-bit readable/writable register that selects PWM mode for channels 0 to 4. It also



selects phase counting mode and the overflow flag (OVF) setting conditions for channel 2.

TMDR is initialized to H'80 by a reset and in standby mode.

Bit 7—Reserved: Read-only bit, always read as 1.

Bit 6—Phase Counting Mode Flag (MDF): Selects whether channel 2 operates normally or in phase counting mode.

Bit 6		
MDF	Description	
0	Channel 2 operates normally	(Initial value)
1	Channel 2 operates in phase counting mode	

When MDF is set to 1 to select phase counting mode, timer counter 2 (TCNT2) operates as an up/down-counter and pins TCLKA and TCLKB become counter clock input pins. TCNT2 counts both rising and falling edges of TCLKA and TCLKB, and counts up or down as follows.

Counting Direction	Down-Counting Up-Counting							
TCLKA pin	_	High	Ţ	Low	_	Low	T	High
TCLKB pin	Low	Ţ	High	Ţ	High	Ā	Low	Ţ

In phase counting mode channel 2 operates as above regardless of the external clock edges selected by bits CKEG1 and CKEG0 and the clock source selected by bits TPSC2 to TPSC0 in timer control register 2 (TCR2). Phase counting mode takes precedence over these settings.

The counter clearing condition selected by the CCLR1 and CCLR0 bits in TCR2 and the compare match/input capture settings and interrupt functions of timer I/O control register 2 (TIOR2), timer interrupt enable register 2 (TIER2), and timer status register 2 (TSR2) remain effective in phase counting mode.

Bit 5—Flag Direction (FDIR): Designates the setting condition for the overflow flag (OVF) in timer status register 2 (TSR2). The FDIR designation is valid in all modes in channel 2.

Bit 5 FDIR	Description	
0	OVF is set to 1 in TSR2 when TCNT2 overflows or underflows	(Initial value)
1	OVF is set to 1 in TSR2 when TCNT2 overflows	

Bit 4—PWM Mode 4 (PWM4): Selects whether channel 4 operates normally or in PWM mode.

Bit 4 PWM4	Description	
0	Channel 4 operates normally	(Initial value)
1	Channel 4 operates in PWM mode	

When bit PWM4 is set to 1 to select PWM mode, pin TIOCA4 becomes a PWM output pin. The output goes to 1 at compare match with general register A4 (GRA4), and to 0 at compare match with general register B4 (GRB4).

Bit 3—PWM Mode 3 (PWM3): Selects whether channel 3 operates normally or in PWM mode.

Bit 3 PWM3	Description	
0	Channel 3 operates normally	(Initial value)
1	Channel 3 operates in PWM mode	

When bit PWM3 is set to 1 to select PWM mode, pin TIOCA3 becomes a PWM output pin. The output goes to 1 at compare match with general register A3 (GRA3), and to 0 at compare match with general register B3 (GRB3).

Bit 2—PWM Mode 2 (PWM2): Selects whether channel 2 operates normally or in PWM mode.

Bit 2 PWM2	Description	
0	Channel 2 operates normally	(Initial value)
1	Channel 2 operates in PWM mode	

When bit PWM2 is set to 1 to select PWM mode, pin TIOCA2 becomes a PWM output pin. The output goes to 1 at compare match with general register A2 (GRA2), and to 0 at compare match with general register B2 (GRB2).

Bit 1—PWM Mode 1 (PWM1): Selects whether channel 1 operates normally or in PWM mode.

Bit 1		
PWM1	Description	
0	Channel 1 operates normally	(Initial value)
1	Channel 1 operates in PWM mode	

When bit PWM1 is set to 1 to select PWM mode, pin TIOCA1 becomes a PWM output pin. The output goes to 1 at compare match with general register A1 (GRA1), and to 0 at compare match with general register B1 (GRB1).

Bit 0—PWM Mode 0 (PWM0): Selects whether channel 0 operates normally or in PWM mode.

Bit 0 PWM0	Description	
0	Channel 0 operates normally	(Initial value)
1	Channel 0 operates in PWM mode	

When bit PWM0 is set to 1 to select PWM mode, pin TIOCA0 becomes a PWM output pin. The output goes to 1 at compare match with general register A0 (GRA0), and to 0 at compare match with general register B0 (GRB0).

8.2.4 Timer Function Control Register (TFCR)

TFCR is an 8-bit readable/writable register that selects buffering for channels 3 and 4.



TFCR is initialized to H'C0 by a reset and in standby mode.

Bits 7 and 6—Reserved: Read-only bits, always read as 1.

Bits 5 and 4—Reserved: These bits can be written and read, but do not set them to 1.

Bit 3—Buffer Mode B4 (BFB4): Selects whether GRB4 operates normally in channel 4, or whether GRB4 is buffered by BRB4.

Bit 3		
BFB4	Description	
0	GRB4 operates normally	(Initial value)
1	GRB4 is buffered by BRB4	

Bit 2—Buffer Mode A4 (BFA4): Selects whether GRA4 operates normally in channel 4, or whether GRA4 is buffered by BRA4.

Bit 2		
BFA4	Description	
0	GRA4 operates normally	(Initial value)
1	GRA4 is buffered by BRA4	

Bit 1—Buffer Mode B3 (BFB3): Selects whether GRB3 operates normally in channel 3, or whether GRB3 is buffered by BRB3.

Bit 1		
BFB3	Description	
0	GRB3 operates normally	(Initial value)
1	GRB3 is buffered by BRB3	

Bit 0—Buffer Mode A3 (BFA3): Selects whether GRA3 operates normally in channel 3, or whether GRA3 is buffered by BRA3.

Bit 0		
BFA3	Description	
0	GRA3 operates normally	(Initial value)
1	GRA3 is buffered by BRA3	

8.2.5 Timer Output Master Enable Register (TOER)

TOER is an 8-bit readable/writable register that enables or disables output settings for channels 3 and 4.



Master enable TIOCA3, TIOCB3 , TIOCA4, TIOCB4 These bits enable or disable output settings for pins TIOCA3, TIOCB3 , TIOCA4, and TIOCB4

TOER is initialized to H'FF by a reset and in standby mode.

Bits 7 and 6—Reserved: Read-only bits, always read as 1.

Bits 5 and 4—Reserved: Although reserved, these bits can be written and read.

Bit 3—Master Enable TIOCB3 (EB3)	Enables or disables ITU output at pin TIOCB3.
----------------------------------	---

Bit 3 EB3	Description	
0	TIOCB3 output is disabled regardless of TIOR3 and TFCR settings (TIO a generic input/output pin).	CB3 operates as
1	TIOCB3 is enabled for output according to TIOR3 and TFCR settings	(Initial value)

Bit 2-Master Enable TIOCB4 (EB4): Enables or disables ITU output at pin TIOCB4.

Bit 2 EB4	Description	
0	TIOCB4 output is disabled regardless of TIOR4 and TFCR settings (TIO a generic input/output pin).	CB4 operates as
1	TIOCB4 is enabled for output according to TIOR4 and TFCR settings	(Initial value)

Bit 1—Master Enable TIOCA4 (EA4): Enables or disables ITU output at pin TIOCA4.

Bit 1 EA4	Description	
0	TIOCA4 output is disabled regardless of TIOR4, TMDR, and TFCR se operates as a generic input/output pin).	ttings (TIOCA4
1	TIOCA4 is enabled for output according to TIOR4, TMDR, and TFCR settings	(Initial value)

Bit 0—Master Enable TIOCA3 (EA3): Enables or disables ITU output at pin TIOCA3.

Bit 0 EA3	Description	
0	TIOCA3 output is disabled regardless of TIOR3, TMDR, and TFCR set operates as a generic input/output pin).	ttings (TIOCA3
1	TIOCA3 is enabled for output according to TIOR3, TMDR, and TFCR settings	(Initial value)

8.2.6 Timer Counters (TCNT)

Channel	Abbreviation	Function
0	TCNT0	Up-counter
1	TCNT1	
2	TCNT2	Phase counting mode: up/down-counter Other modes: up-counter
3	TCNT3	Up/down-counter
4	TCNT4	
Bit	15 14	13 12 11 10 9 8 7 6 5 4 3 2 1 0

TCNT is a 16-bit counter. The ITU has five TCNTs, one for each channel.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value			0											0	0	0
Read/Write	R/W															

Each TCNT is a 16-bit readable/writable register that counts pulse inputs from a clock source. The clock source is selected by bits TPSC2 to TPSC0 in the timer control register (TCR).

TCNT0 and TCNT1 are up-counters. TCNT2 is an up/down-counter in phase counting mode and an up-counter in other modes. TCNT3 and TCNT4 are up/down-counters.

TCNT can be cleared to H'0000 by compare match with general register A or B (GRA or GRB) or by input capture to GRA or GRB (counter clearing function) in the same channel.

When TCNT overflows (changes from H'FFFF to H'0000), the overflow flag (OVF) is set to 1 in the timer status register (TSR) of the corresponding channel.

When TCNT underflows (changes from H'0000 to H'FFFF), the overflow flag (OVF) is set to 1 in TSR of the corresponding channel.

The TCNTs are linked to the CPU by an internal 16-bit bus and can be written or read by either word access or byte access.

Each TCNT is initialized to H'0000 by a reset and in standby mode.

8.2.7 General Registers (GRA, GRB)

Channel	Abbreviation	Function
0	GRA0, GRB0	Output compare/input capture register
1	GRA1, GRB1	
2	GRA2, GRB2	
3	GRA3, GRB3	Output compare/input capture register; can be buffered by buffer
4	GRA4, GRB4	registers BRA and BRB
-		

The general registers are 16-bit registers. The ITU has 10 general registers, two in each channel.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W															

A general register is a 16-bit readable/writable register that can function as either an output compare register or an input capture register. The function is selected by settings in the timer I/O control register (TIOR).

When a general register is used as an output compare register, its value is constantly compared with the TCNT value. When the two values match (compare match), the IMFA or IMFB flag is set to 1 in the timer status register (TSR). Compare match output can be selected in TIOR.

When a general register is used as an input capture register, rising edges, falling edges, or both edges of an external input capture signal are detected and the current TCNT value is stored in the general register. The corresponding IMFA or IMFB flag in TSR is set to 1 at the same time. The valid edge or edges of the input capture signal are selected in TIOR.

TIOR settings are ignored in PWM mode.

General registers are linked to the CPU by an internal 16-bit bus and can be written or read by either word access or byte access.

General registers are initialized to the output compare function (with no output signal) by a reset and in standby mode. The initial value is H'FFFF.

8.2.8 Buffer Registers (BRA, BRB)

The buffer registers are 16-bit registers. The ITU has four buffer registers, two each in channels 3 and 4.

Channel Al	Abbreviation			Function												
3 BF	BRA3, BRB3			Used for buffering												
4 BF	BRA4, BRB4			 When the corresponding GRA or GRB functions as an output compare register, BRA or BRB can function as an output compare buffer register: the BRA or BRB value is automatically transferred to GRA or GRB at compare match 												
				captı buffe	ure re r reg	giste	r, BR the C	A or SRA (BRB or GF	can f RB va	functi	unctio on as auto	s an ii	nput	captu	
									_		_	_	_	_		_
Bit	_15	14	13	12		10	9	8	7	6	5	4	3	2		0
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

A buffer register is a 16-bit readable/writable register that is used when buffering is selected. Buffering can be selected independently by bits BFB4, BFA4, BFB3, and BFA3 in TFCR.

The buffer register and general register operate as a pair. When the general register functions as an output compare register, the buffer register functions as an output compare buffer register. When the general register functions as an input capture register, the buffer register functions as an input capture buffer register.

The buffer registers are linked to the CPU by an internal 16-bit bus and can be written or read by either word or byte access.

Buffer registers are initialized to H'FFFF by a reset and in standby mode.

8.2.9 Timer Control Registers (TCR)

Channel	Abbreviation	Function
0	TCR0	TCR controls the timer counter. The TCRs in all channels are
1	TCR1	functionally identical. When phase counting mode is selected in channel 2, the settings of bits CKEG1 and CKEG0 and TPSC2 to
2	TCR2	TPSC0 in TCR2 are ignored.
3	TCR3	
4	TCR4	

TCR is an 8-bit register. The ITU has five TCRs, one in each channel.



Each TCR is an 8-bit readable/writable register that selects the timer counter clock source, selects the edge or edges of external clock sources, and selects how the counter is cleared.

TCR is initialized to H'80 by a reset and in standby mode.

Bit 7—Reserved: Read-only bit, always read as 1.

Bits 6 and 5—Counter Clear 1/0 (CCLR1, CCLR0): These bits select how TCNT is cleared.

Bit 6 CCLR1	Bit 5 CCLR0	Description
0	0	TCNT is not cleared (Initial value
	1	TCNT is cleared by GRA compare match or input capture*1
1	0	TCNT is cleared by GRB compare match or input capture*1
	1	Synchronous clear: TCNT is cleared in synchronization with other synchronized timers ^{*2}
Notes: 1		s cleared by compare match when the general register functions as a compare

 TCNT is cleared by compare match when the general register functions as a compare match register, and by input capture when the general register functions as an input capture register.

2. Selected in the timer synchro register (TSNC).

Bits 4 and 3—Clock Edge 1/0 (CKEG1, CKEG0): These bits select external clock input edges when an external clock source is used.

Bit 4 CKEG1	Bit 3 CKEG0	Description	
0	0	Count rising edges	(Initial value)
	1	Count falling edges	
1		Count both edges	

When channel 2 is set to phase counting mode, bits CKEG1 and CKEG0 in TCR2 are ignored. Phase counting takes precedence.

Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Function	
0	0	0	Internal clock: ø	(Initial value)
		1	Internal clock: ø/2	
	1	0	Internal clock: ø/4	
		1	Internal clock: ø/8	
1	0	0	External clock A: TCLKA input	
		1	External clock B: TCLKB input	
	1	0	External clock C: TCLKC input	
		1	External clock D: TCLKD input	

Bits 2 to 0—Timer Prescaler 2 to 0 (TPSC2 to TPSC0): These bits select the counter clock source.

When bit TPSC2 is cleared to 0 an internal clock source is selected, and the timer counts only falling edges. When bit TPSC2 is set to 1 an external clock source is selected, and the timer counts the edge or edges selected by bits CKEG1 and CKEG0.

When channel 2 is set to phase counting mode (MDF = 1 in TMDR), the settings of bits TPSC2 to TPSC0 in TCR2 are ignored. Phase counting takes precedence.

8.2.10 Timer I/O Control Register (TIOR)

TIOR is an 8-bit register. The ITU has five TIORs, one in each channel.

Channel	Abbreviation	Function
0	TIOR0	TIOR controls the general registers. Some functions differ in PWM
1	TIOR1	mode.
2	TIOR2	
3	TIOR3	
4	TIOR4	



Reserved bit

Each TIOR is an 8-bit readable/writable register that selects the output compare or input capture function for GRA and GRB, and specifies the functions of the TIOCA and TIOCB pins. If the output compare function is selected, TIOR also selects the type of output. If input capture is selected, TIOR also selects the edge or edges of the input capture signal.

TIOR is initialized to H'88 by a reset and in standby mode.

Bit 7—Reserved: Read-only bit, always read as 1.

Bits 6 to 4—I/O Control B2 to B0 (IOB2 to IOB0): These bits select the GRB function.

Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	Function						
0	0	0	GRB is an output	No output at compare match (Initial value)					
		1	compare register	0 output at GRB compare match*1					
	1	0		1 output at GRB compare match*1					
1		1		Output toggles at GRB compare match (1 output in channel 2)*1, *2					
1	0	0	GRB is an input	GRB captures rising edge of input					
		1	capture register	GRB captures falling edge of input					
1		0		GRB captures both edges of input					
		1							

Notes: 1. After a reset, the output is 0 until the first compare match.

2. Channel 2 output cannot be toggled by compare match. This setting selects 1 output instead.

Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	Function						
0	0	0	GRA is an output	No output at compare match (Initial value)					
		1	compare register	0 output at GRA compare match*1					
	1 0		-	1 output at GRA compare matc	h*1				
		1	-	Output toggles at GRA compare match (1 output in channel 2)*1, *2					
1	0	0	GRA is an input	GRA captures rising edge of input					
		1	capture register	GRA captures falling edge of input					
	1	0	-	GRA captures both edges of input					
		1	-						

Bits 2 to 0—I/O Control A2 to A0 (IOA2 to IOA0): These bits select the GRA function.

Notes: 1. After a reset, the output is 0 until the first compare match.

2. Channel 2 output cannot be toggled by compare match. This setting selects 1 output instead.

8.2.11 Timer Status Register (TSR)

TSR is an 8-bit register. The ITU has five TSRs, one in each channel.

Channel	Abbreviation	Function
0	TSR0	Indicates input capture, compare match, and overflow status
1	TSR1	
2	TSR2	
3	TSR3	
4	TSR4	



Note: * Only 0 can be written, to clear the flag.

Each TSR is an 8-bit readable/writable register containing flags that indicate TCNT overflow or underflow and GRA or GRB compare match or input capture. These flags are interrupt sources and generate CPU interrupts if enabled by corresponding bits in the timer interrupt enable register (TIER).

TSR is initialized to H'F8 by a reset and in standby mode.

Bits 7 to 3—Reserved: Read-only bits, always read as 1.

Bit 2-Overflow Flag (OVF): This status flag indicates TCNT overflow or underflow.

Bit 2 OVF	Description
0	[Clearing condition] (Initial value Read OVF when OVF = 1, then write 0 in OVF
1	[Setting condition] TCNT overflowed from H'FFFF to H'0000, or underflowed from H'0000 to H'FFFF*
Note: *	* TCNT underflow occurs when TCNT operates as an up/down-counter. Underflow can

Note: * TCNT underflow occurs when TCNT operates as an up/down-counter. Underflow can only occur when channel 2 operates in phase counting mode (MDF = 1 in TMDR).

Bit 1—Input Capture/Compare Match Flag B (IMFB): This status flag indicates GRB

compare match or input capture events.

Bit 1 IMFB	Description
0	[Clearing condition] (Initial value) Read IMFB when IMFB = 1, then write 0 in IMFB
1	[Setting conditions] TCNT = GRB when GRB functions as a compare match register. TCNT value is transferred to GRB by an input capture signal, when GRB functions as an input capture register.

Bit 0—Input Capture/Compare Match Flag A (IMFA): This status flag indicates GRA

compare match or input capture events.

Bit 0 IMFA	Description
0	[Clearing condition] (Initial value) Read IMFA when IMFA = 1, then write 0 in IMFA.
1	[Setting conditions] TCNT = GRA when GRA functions as a compare match register. TCNT value is transferred to GRA by an input capture signal, when GRA functions as an input capture register.

8.2.12 Timer Interrupt Enable Register (TIER)



Each TIER is an 8-bit readable/writable register that enables and disables overflow interrupt requests and general register compare match and input capture interrupt requests.

TIER is initialized to H'F8 by a reset and in standby mode.

Bits 7 to 3—Reserved: Read-only bits, always read as 1.

Bit 2—Overflow Interrupt Enable (OVIE): Enables or disables the interrupt requested by the overflow flag (OVF) in TSR when OVF is set to 1.

Bit 2		
OVIE	Description	
0	OVI interrupt requested by OVF is disabled	(Initial value)
1	OVI interrupt requested by OVF is enabled	

Bit 1—Input Capture/Compare Match Interrupt Enable B (IMIEB): Enables or disables the interrupt requested by the IMFB flag in TSR when IMFB is set to 1.

Bit 1 IMIEB	Description	
0	IMIB interrupt requested by IMFB is disabled	(Initial value)
1	IMIB interrupt requested by IMFB is enabled	

Bit 0—Input Capture/Compare Match Interrupt Enable A (IMIEA): Enables or disables the interrupt requested by the IMFA flag in TSR when IMFA is set to 1.

Bit 0		
IMIEA	Description	
0	IMIA interrupt requested by IMFA is disabled	(Initial value)
1	IMIA interrupt requested by IMFA is enabled	

8.3 CPU Interface

8.3.1 16-Bit Accessible Registers

The timer counters (TCNTs), general registers A and B (GRAs and GRBs), and buffer registers A and B (BRAs and BRBs) are 16-bit registers, and are linked to the CPU by an internal 16-bit data bus. These registers can be written or read a word at a time, or a byte at a time.

Figures 8-5 and 8-6 show examples of word access to a timer counter (TCNT). Figures 8-7, 8-8, 8-9, and 8-10 show examples of byte access to TCNTH and TCNTL.



Figure 8-5 Access to Timer Counter (CPU Writes to TCNT, Word)



Figure 8-6 Access to Timer Counter (CPU Reads TCNT, Word)



Figure 8-7 Access to Timer Counter (CPU Writes to TCNT, Upper Byte)



Figure 8-8 Access to Timer Counter (CPU Writes to TCNT, Lower Byte)



Figure 8-9 Access to Timer Counter (CPU Reads TCNT, Upper Byte)



Figure 8-10 Access to Timer Counter (CPU Reads TCNT, Lower Byte)

8.3.2 8-Bit Accessible Registers

The registers other than the timer counters, general registers, and buffer registers are 8-bit registers. These registers are linked to the CPU by an internal 8-bit data bus.

Figures 8-11 and 8-12 show examples of byte read and write access to a TCR.

If a word-size data transfer instruction is executed, two byte transfers are performed.



Figure 8-11 TCR Access (CPU Writes to TCR)



Figure 8-12 TCR Access (CPU Reads TCR)

8.4 Operation

8.4.1 Overview

A summary of operations in the various modes is given below.

Normal Operation: Each channel has a timer counter and general registers. The timer counter counts up, and can operate as a free-running counter, periodic counter, or external event counter. General registers A and B can be used for input capture or output compare.

Synchronous Operation: The timer counters in designated channels are preset synchronously. Data written to the timer counter in any one of these channels is simultaneously written to the timer counters in the other channels as well. The timer counters can also be cleared synchronously if so designated by the CCLR1 and CCLR0 bits in the TCRs.

PWM Mode: A PWM waveform is output from the TIOCA pin. The output goes to 1 at compare match A and to 0 at compare match B. The duty cycle can be varied from 0% to 100% depending on the settings of GRA and GRB. When a channel is set to PWM mode, its GRA and GRB automatically become output compare registers.

Phase Counting Mode: The phase relationship between two clock signals input at TCLKA and TCLKB is detected and TCNT2 counts up or down accordingly. When phase counting mode is selected TCLKA and TCLKB become clock input pins and TCNT2 operates as an up/down-counter.

Buffering

• If the general register is an output compare register

When compare match occurs the buffer register value is transferred to the general register.

• If the general register is an input capture register

When input capture occurs the TCNT value is transferred to the general register, and the previous general register value is transferred to the buffer register.

8.4.2 Basic Functions

Counter Operation: When one of bits STR0 to STR4 is set to 1 in the timer start register (TSTR), the timer counter (TCNT) in the corresponding channel starts counting. The counting can be free-running or periodic.

• Sample setup procedure for counter

Figure 8-13 shows a sample procedure for setting up a counter.



Figure 8-13 Counter Setup Procedure (Example)

- 1. Set bits TPSC2 to TPSC0 in TCR to select the counter clock source. If an external clock source is selected, set bits CKEG1 and CKEG0 in TCR to select the desired edge(s) of the external clock signal.
- 2. For periodic counting, set CCLR1 and CCLR0 in TCR to have TCNT cleared at GRA compare match or GRB compare match.
- 3. Set TIOR to select the output compare function of GRA or GRB, whichever was selected in step 2.
- 4. Write the count period in GRA or GRB, whichever was selected in step 2.
- 5. Set the STR bit to 1 in TSTR to start the timer counter.

• Free-running and periodic counter operation

A reset leaves the counters (TCNTs) in ITU channels 0 to 4 all set as free-running counters. A free-running counter starts counting up when the corresponding bit in TSTR is set to 1. When the count overflows from H'FFFF to H'0000, the overflow flag (OVF) is set to 1 in the timer status register (TSR). If the corresponding OVIE bit is set to 1 in the timer interrupt enable register, a CPU interrupt is requested. After the overflow, the counter continues counting up from H'0000. Figure 8-14 illustrates free-running counting.





When a channel is set to have its counter cleared by compare match, in that channel TCNT operates as a periodic counter. Select the output compare function of GRA or GRB, set bit CCLR1 or CCLR0 in the timer control register (TCR) to have the counter cleared by compare match, and set the count period in GRA or GRB. After these settings, the counter starts counting up as a periodic counter when the corresponding bit is set to 1 in TSTR. When the count matches GRA or GRB, the IMFA or IMFB flag is set to 1 in TSR and the counter is cleared to H'0000. If the corresponding IMIEA or IMIEB bit is set to 1 in TIER, a CPU interrupt is requested at this time. After the compare match, TCNT continues counting up from H'0000. Figure 8-15 illustrates periodic counting.



Figure 8-15 Periodic Counter Operation

- Count timing
 - Internal clock source

Bits TPSC2 to TPSC0 in TCR select the system clock (ϕ) or one of three internal clock sources obtained by prescaling the system clock (ϕ /2, ϕ /4, ϕ /8). Figure 8-16 shows the timing.



Figure 8-16 Count Timing for Internal Clock Sources

- External clock source

Bits TPSC2 to TPSC0 in TCR select an external clock input pin (TCLKA to TCLKD), and its valid edge or edges are selected by bits CKEG1 and CKEG0. The rising edge, falling edge, or both edges can be selected.

The pulse width of the external clock signal must be at least 1.5 system clocks when a single edge is selected, and at least 2.5 system clocks when both edges are selected. Shorter pulses will not be counted correctly.

Figure 8-17 shows the timing when both edges are detected.



Figure 8-17 Count Timing for External Clock Sources (when Both Edges are Detected)

Waveform Output by Compare Match: In ITU channels 0, 1, 3, and 4, compare match A or B can cause the output at the TIOCA or TIOCB pin to go to 0, go to 1, or toggle. In channel 2 the output can only go to 0 or go to 1.

• Sample setup procedure for waveform output by compare match

Figure 8-18 shows a sample procedure for setting up waveform output by compare match.



Figure 8-18 Setup Procedure for Waveform Output by Compare Match (Example)

• Examples of waveform output

Figure 8-19 shows examples of 0 and 1 output. TCNT operates as a free-running counter, 0 output is selected for compare match A, and 1 output is selected for compare match B. When the pin is already at the selected output level, the pin level does not change.



Figure 8-19 0 and 1 Output (Examples)

Figure 8-20 shows examples of toggle output. TCNT operates as a periodic counter, cleared by compare match B. Toggle output is selected for both compare match A and B.



Figure 8-20 Toggle Output (Example)

• Output compare timing

The compare match signal is generated in the last state in which TCNT and the general register match (when TCNT changes from the matching value to the next value). When the compare match signal is generated, the output value selected in TIOR is output at the output compare pin (TIOCA or TIOCB). When TCNT matches a general register, the compare match signal is not generated until the next counter clock pulse. Figure 8-21 shows the output compare timing.

ø	
TCNT input clock	
TCNT	N X N+1
GR	N
Compare match signal	
TIOCA, TIOCB	X

Figure 8-21 Output Compare Timing

Input Capture Function: The TCNT value can be captured into a general register when a transition occurs at an input capture/output compare pin (TIOCA or TIOCB). Capture can take place on the rising edge, falling edge, or both edges. The input capture function can be used to measure pulse width or period.

• Sample setup procedure for input capture

Figure 8-22 shows a sample procedure for setting up input capture.



Figure 8-22 Setup Procedure for Input Capture (Example)

• Examples of input capture

Figure 8-23 illustrates input capture when the falling edge of TIOCB and both edges of TIOCA are selected as capture edges. TCNT is cleared by input capture into GRB.



Figure 8-23 Input Capture (Example)

• Input capture signal timing

Input capture on the rising edge, falling edge, or both edges can be selected by settings in TIOR. Figure 8-24 shows the timing when the rising edge is selected. The pulse width of the input capture signal must be at least 1.5 system clocks for single-edge capture, and 2.5 system clocks for capture of both edges.

Ø	
Input-capture input	
Internal input capture signal	
TCNT	Ν
GR	N

Figure 8-24 Input Capture Signal Timing

8.4.3 Synchronization

The synchronization function enables two or more timer counters to be synchronized by writing the same data to them simultaneously (synchronous preset). With appropriate TCR settings, two or more timer counters can also be cleared simultaneously (synchronous clear). Synchronization enables additional general registers to be associated with a single time base. Synchronization can be selected for all channels (0 to 4).

Sample Setup Procedure for Synchronization: Figure 8-25 shows a sample procedure for setting up synchronization.



- 1. Set the SYNC bits to 1 in TSNC for the channels to be synchronized.
- 2. When a value is written in TCNT in one of the synchronized channels, the same value is simultaneously written in TCNT in the other channels (synchronized preset).
- 3. Set the CCLR1 or CCLR0 bit in TCR to have the counter cleared by compare match or input capture.
- 4. Set the CCLR1 and CCLR0 bits in TCR to have the counter cleared synchronously.
- 5. Set the STR bits in TSTR to 1 to start the synchronized counters.

Figure 8-25 Setup Procedure for Synchronization (Example)
Example of Synchronization: Figure 8-26 shows an example of synchronization. Channels 0, 1, and 2 are synchronized, and are set to operate in PWM mode. Channel 0 is set for counter clearing by compare match with GRB0. Channels 1 and 2 are set for synchronous counter clearing. The timer counters in channels 0, 1, and 2 are synchronously preset, and are synchronously cleared by compare match with GRB0. A three-phase PWM waveform is output from pins TIOCA0, TIOCA1, and TIOCA2. For further information on PWM mode, see section 8.4.4, PWM Mode.



Figure 8-26 Synchronization (Example)

8.4.4 PWM Mode

In PWM mode GRA and GRB are paired and a PWM waveform is output from the TIOCA pin. GRA specifies the time at which the PWM output changes to 1. GRB specifies the time at which the PWM output changes to 0. If either GRA or GRB is selected as the counter clear source, a PWM waveform with a duty cycle from 0% to 100% is output at the TIOCA pin. PWM mode can be selected in all channels (0 to 4).

Table 8-4 summarizes the PWM output pins and corresponding registers. If the same value is set in GRA and GRB, the output does not change when compare match occurs.

Channel	Output Pin	1 Output	0 Output
0	TIOCA0	GRA0	GRB0
1	TIOCA1	GRA1	GRB1
2	TIOCA2	GRA2	GRB2
3	TIOCA3	GRA3	GRB3
4	TIOCA4	GRA4	GRB4

Table 8-4	PWM	Output	Pins	and	Registers
		o aspar		****	

Sample Setup Procedure for PWM Mode: Figure 8-27 shows a sample procedure for setting up PWM mode.



Figure 8-27 Setup Procedure for PWM Mode (Example)

Examples of PWM Mode: Figure 8-28 shows examples of operation in PWM mode. The PWM waveform is output from the TIOCA pin. The output goes to 1 at compare match with GRA, and to 0 at compare match with GRB.

In the examples shown, TCNT is cleared by compare match with GRA or GRB. Synchronized operation and free-running counting are also possible.



Figure 8-28 PWM Mode (Example 1)

Figure 8-29 shows examples of the output of PWM waveforms with duty cycles of 0% and 100%. If the counter is cleared by compare match with GRB, and GRA is set to a higher value than GRB, the duty cycle is 0%. If the counter is cleared by compare match with GRA, and GRB is set to a higher value than GRA, the duty cycle is 100%.



Figure 8-29 PWM Mode (Example 2)

8.4.5 Phase Counting Mode

In phase counting mode the phase difference between two external clock inputs (at the TCLKA and TCLKB pins) is detected, and TCNT2 counts up or down accordingly.

In phase counting mode, the TCLKA and TCLKB pins automatically function as external clock input pins and TCNT2 becomes an up/down-counter, regardless of the settings of bits TPSC2 to TPSC0, CKEG1, and CKEG0 in TCR2. Settings of bits CCLR1, CCLR0 in TCR2, and settings in TIOR2, TIER2, TSR2, GRA2, and GRB2 are valid. The input capture and output compare functions can be used, and interrupts can be generated.

Phase counting is available only in channel 2.

Sample Setup Procedure for Phase Counting Mode: Figure 8-30 shows a sample procedure for setting up phase counting mode.



Figure 8-30 Setup Procedure for Phase Counting Mode (Example)

Example of Phase Counting Mode: Figure 8-31 shows an example of operations in phase counting mode. Table 8-5 lists the up-counting and down-counting conditions for TCNT2.

In phase counting mode both the rising and falling edges of TCLKA and TCLKB are counted. The phase difference between TCLKA and TCLKB must be at least 1.5 states, the phase overlap must also be at least 1.5 states, and the pulse width must be at least 2.5 states. See figure 8-32.



Figure 8-31 Operation in Phase Counting Mode (Example)

Table 8-5 Up/Down Counting Conditions

Counting Direction	Up-Co	unting			Down-	Counting		
TCLKB		High	¥	Low	High	Ţ	Low	
TCLKA	Low	_	High	ľ	Ţ	Low	_	High



Figure 8-32 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode

8.4.6 Buffering

Buffering operates differently depending on whether a general register is an output compare register or an input capture register. Buffering is available only in channels 3 and 4. Buffering operations under the conditions mentioned above are described next.

• General register used for output compare

The buffer register value is transferred to the general register at compare match. See figure 8-33.



Figure 8-33 Compare Match Buffering

• General register used for input capture

The TCNT value is transferred to the general register at input capture. The previous general register value is transferred to the buffer register. See figure 8-34.



Figure 8-34 Input Capture Buffering

Sample Buffering Setup Procedure: Figure 8-35 shows a sample buffering setup procedure.



Figure 8-35 Buffering Setup Procedure (Example)

Examples of Buffering: Figure 8-36 shows an example in which GRA is set to function as an output compare register buffered by BRA, TCNT is set to operate as a periodic counter cleared by GRB compare match, and TIOCA and TIOCB are set to toggle at compare match A and B. Because of the buffer setting, when TIOCA toggles at compare match A, the BRA value is simultaneously transferred to GRA. This operation is repeated each time compare match A occurs. Figure 8-37 shows the transfer timing.



Figure 8-36 Register Buffering (Example 1: Buffering of Output Compare Register)

ø	
TCNT	n
Compare match signal	
Buffer transfer signal	
BR	N
GR	n

Figure 8-37 Compare Match and Buffer Transfer Timing (Example)

Figure 8-38 shows an example in which GRA is set to function as an input capture register buffered by BRA, and TCNT is cleared by input capture B. The falling edge is selected as the input capture edge at TIOCB. Both edges are selected as input capture edges at TIOCA. Because of the buffer setting, when the TCNT value is captured into GRA at input capture A, the previous GRA value is simultaneously transferred to BRA. Figure 8-39 shows the transfer timing.



Figure 8-38 Register Buffering (Example 2: Buffering of Input Capture Register)



Figure 8-39 Input Capture and Buffer Transfer Timing (Example)

8.4.7 ITU Output Timing

The ITU outputs from channels 3 and 4 can be disabled by bit settings in TOER or by an external trigger, or inverted by bit settings in TOCR.

Timing of Enabling and Disabling of ITU Output by TOER: In this example an ITU output is disabled by clearing a master enable bit to 0 in TOER. An arbitrary value can be output by appropriate settings of the data register (DR) and data direction register (DDR) of the corresponding input/output port. Figure 8-40 illustrates the timing of the enabling and disabling of ITU output by TOER.



Figure 8-40 Timing of Disabling of ITU Output by Writing to TOER (Example)

8.5 Interrupts

The ITU has two types of interrupts: input capture/compare match interrupts, and overflow interrupts.

8.5.1 Setting of Status Flags

Timing of Setting of IMFA and IMFB at Compare Match: IMFA and IMFB are set to 1 by a compare match signal generated when TCNT matches a general register (GR). The compare match signal is generated in the last state in which the values match (when TCNT is updated from the matching count to the next count). Therefore, when TCNT matches a general register, the compare match signal is not generated until the next timer clock input. Figure 8-41 shows the timing of the setting of IMFA and IMFB.



Figure 8-41 Timing of Setting of IMFA and IMFB by Compare Match

Timing of Setting of IMFA and IMFB by Input Capture: IMFA and IMFB are set to 1 by an input capture signal. The TCNT contents are simultaneously transferred to the corresponding general register. Figure 8-42 shows the timing.

ø			
Input captur signal	9		
IMF			
TCNT		Ν	
GR			Ν
IMI			

Figure 8-42 Timing of Setting of IMFA and IMFB by Input Capture

Timing of Setting of Overflow Flag (OVF): OVF is set to 1 when TCNT overflows from H'FFFF to H'0000 or underflows from H'0000 to H'FFFF. Figure 8-43 shows the timing.



Figure 8-43 Timing of Setting of OVF

8.5.2 Clearing of Status Flags

If the CPU reads a status flag while it is set to 1, then writes 0 in the status flag, the status flag is cleared. Figure 8-44 shows the timing.



Figure 8-44 Timing of Clearing of Status Flags

8.5.3 Interrupt Sources

Each ITU channel can generate a compare match/input capture A interrupt, a compare match/input capture B interrupt, and an overflow interrupt. In total there are 15 interrupt sources, all independently vectored. An interrupt is requested when the interrupt request flag and interrupt enable bit are both set to 1.

The priority order of the channels can be modified in interrupt priority registers A and B (IPRA and IPRB). For details see section 5, Interrupt Controller.

Table 8-6 lists the interrupt sources.

Table 8-6 ITU Interrupt Sources

Channel	Interrupt Source	Description	Priority*
0	IMIA0	Compare match/input capture A0	High
	IMIB0	Compare match/input capture B0	A
	OVI0	Overflow 0	
1	IMIA1	Compare match/input capture A1	
	IMIB1	Compare match/input capture B1	
	OVI1	Overflow 1	
2	IMIA2	Compare match/input capture A2	
	IMIB2	Compare match/input capture B2	
	OVI2	Overflow 2	
3	IMIA3	Compare match/input capture A3	
	IMIB3	Compare match/input capture B3	
	OVI3	Overflow 3	
4	IMIA4	Compare match/input capture A4	
	IMIB4	Compare match/input capture B4	
	OVI4	Overflow 4	Low

Note: *The priority immediately after a reset is indicated. Inter-channel priorities can be changed by settings in IPRA and IPRB.

8.6 Usage Notes

This section describes contention and other matters requiring special attention during ITU operations.

Contention between TCNT Write and Clear: If a counter clear signal occurs in the T_3 state of a TCNT write cycle, clearing of the counter takes priority and the write is not performed. See figure 8-45.



Figure 8-45 Contention between TCNT Write and Clear

Contention between TCNT Word Write and Increment: If an increment pulse occurs in the T_3 state of a TCNT word write cycle, writing takes priority and TCNT is not incremented. See figure 8-46.



Figure 8-46 Contention between TCNT Word Write and Increment

Contention between TCNT Byte Write and Increment: If an increment pulse occurs in the T_2 or T_3 state of a TCNT byte write cycle, writing takes priority and TCNT is not incremented. The TCNT byte that was not written retains its previous value. See figure 8-47, which shows an increment pulse occurring in the T_2 state of a byte write to TCNTH.



Figure 8-47 Contention between TCNT Byte Write and Increment

Contention between General Register Write and Compare Match: If a compare match occurs in the T_3 state of a general register write cycle, writing takes priority and the compare match signal is inhibited. See figure 8-48.



Figure 8-48 Contention between General Register Write and Compare Match

Contention between TCNT Write and Overflow or Underflow: If an overflow occurs in the T_3 state of a TCNT write cycle, writing takes priority and the counter is not incremented. OVF is set to 1.The same holds for underflow. See figure 8-49.



Figure 8-49 Contention between TCNT Write and Overflow

Contention between General Register Read and Input Capture: If an input capture signal occurs during the T_3 state of a general register read cycle, the value before input capture is read. See figure 8-50.



Figure 8-50 Contention between General Register Read and Input Capture

Contention between Counter Clearing by Input Capture and Counter Increment: If an input capture signal and counter increment signal occur simultaneously, the counter is cleared according to the input capture signal. The counter is not incremented by the increment signal. The value before the counter is cleared is transferred to the general register. See figure 8-51.



Figure 8-51 Contention between Counter Clearing by Input Capture and Counter Increment

Contention between General Register Write and Input Capture: If an input capture signal occurs in the T_3 state of a general register write cycle, input capture takes priority and the write to the general register is not performed. See figure 8-52.



Figure 8-52 Contention between General Register Write and Input Capture

Note on Waveform Period Setting: When a counter is cleared by compare match, the counter is cleared in the last state at which the TCNT value matches the general register value, at the time when this value would normally be updated to the next count. The actual counter frequency is therefore given by the following formula:

$$f = \frac{\phi}{(N+1)}$$

(f: counter frequency. ø: system clock frequency. N: value set in general register.)

Contention between Buffer Register Write and Input Capture: If a buffer register is used for input capture buffering and an input capture signal occurs in the T_3 state of a write cycle, input capture takes priority and the write to the buffer register is not performed. See figure 8-53.



Figure 8-53 Contention between Buffer Register Write and Input Capture

Note on Synchronous Preset: When channels are synchronized, if a TCNT value is modified by byte write access, all 16 bits of all synchronized counters assume the same value as the counter that was addressed.

(Example) When channels 2 and 3 are synchronized

• Byte write to channel 2 or byte write to channel 3



Upper byte Lower byte

channel 2 or 3

Upper byte Lower byte

ITU Operating Modes

Table 8-7 (a) ITU Operating Modes (Channel 0)

						Reg	gister Setting	gs			
		TSNC TMDR				TFCR	TOER		TIOR0	т	CR0
Operating	g Mode	Synchro- nization	MDF	FDIR	PWM	Buffering	Master Enable	IOA	IOB	Clear Select	Clock Select
Synchron	ous preset	SYNC0 = 1	_	_	0	_	_	0	0	0	0
PWM mo	de	0	_	_	PWM0 = 1	_	_	_	o*	0	0
Output co	ompare A	0	_	—	PWM0 = 0	_	_	IOA2 = 0 Other bits unrestricted	0	0	0
Output co	ompare B	0	—	_	0	_	_	0	IOB2 = 0 Other bits unrestricted	0	0
Input cap	ture A	0	_	_	PWM0 = 0	_	_	IOA2 = 1 Other bits unrestricted	0	0	0
Input cap	ture B	0	_	—	PWM0 = 0	_	_	0	IOB2 = 1 Other bits unrestricted	0	0
Counter clearing	By compare match/input capture A	0	_	—	0	_	_	0	0	CCLR1 = 0 CCLR0 = 1	0
n	By compare match/input capture B	0	_	_	0	_	_	0	0	CCLR1 = 1 CCLR0 = 0	0
	Synchronous clear	SYNC0 = 1	—	_	0	_	_	0	0	CCLR1 = 1 CCLR0 = 1	0

Legend: • Setting available (valid). — Setting does not affect this mode.

Note: * The input capture function cannot be used in PWM mode. If compare match A and compare match B occur simultaneously, the compare match signal is inhibited.

Table 8-7 (b) ITU Operating Modes (Channel 1)

						Re	gister Setting	gs			
		TSNC	TMDR		R	TFCR	TOER		TIOR1	TCR1	
Operating	g Mode	Synchro- nization	MDF	FDIR	PWM	Buffering	Master Enable	IOA	IOB	Clear Select	Clock Select
Synchron	ous preset	SYNC1 = 1	_	_	0	_	_	0	0	0	o
PWM mo	de	0	_	_	PWM1 = 1	_	_	_	o*1	0	0
Output co	ompare A	0	—	_	PWM1 = 0	_	_	IOA2 = 0 Other bits unrestricted	0	0	0
Output co	ompare B	0	_	_	0	_	_	0	IOB2 = 0 Other bits unrestricted	0	0
Input cap	ture A	0	_	_	PWM1 = 0	_	_	IOA2 = 1 Other bits unrestricted	0	0	0
Input cap	ture B	0	_	_	PWM1 = 0	_	_	0	IOB2 = 1 Other bits unrestricted	0	0
Counter clearing	By compare match/input capture A	0	_	_	0	_	_	0	0	CCLR1 = 0 CCLR0 = 1	0
	By compare match/input capture B	0	_	_	0	_	_	0	0	CCLR1 = 1 CCLR0 = 0	0
	Synchronous clear	SYNC1 = 1	_	—	0	_	_	0	0	CCLR1 = 1 CCLR0 = 1	0

Legend: • Setting available (valid). — Setting does not affect this mode.

Notes: 1. The input capture function cannot be used in PWM mode. If compare match A and compare match B occur simultaneously, the compare match signal is inhibited.

2. Valid only when channels 3 and 4 are operating in complementary PWM mode or reset-synchronized PWM mode.

Table 8-7 (c) ITU Operating Modes (Channel 2)

						Reg	gister Setting	gs			
		TSNC	TMDR		TFCR TO	TOER		TIOR2	TCR2		
Operating	g Mode	Synchro- nization	MDF	FDIR	РШМ	Buffering	Master Enable	IOA	ЮВ	Clear Select	Clock Select
Synchron	ous preset	SYNC2 = 1	0	_	0	_	— o	0	0	0	0
PWM mod	de	0	0	_	PWM2 = 1	_	_	_	o*	0	0
Output co	mpare A	0	0	_	PWM2 = 0	_	_	IOA2 = 0 Other bits unrestricted	0	0	o
Output co	mpare B	0	0	-	0	_	_	0	IOB2 = 0 Other bits unrestricted	0	0
Input capt	ture A	0	0	_	PWM2 = 0	_	_	IOA2 = 1 Other bits unrestricted	0	0	0
Input capt	ture B	0	0	-	PWM2 = 0	_	_	0	IOB2 = 1 Other bits unrestricted	0	0
Counter clearing	By compare match/input capture A	0	0	_	0	_	_	0	0	CCLR1 = 0 CCLR0 = 1	0
	By compare match/input capture B	0	0	_	0	_	_	0	0	CCLR1 = 1 CCLR0 = 0	0
	Synchronous clear	SYNC2 = 1	0	_	0	—	_	0	0	CCLR1 = 1 CCLR0 = 1	0
Phase co	unting mode	0	MDF = 1	0	0	_	_	0	0	0	_

Legend: • Setting available (valid). — Setting does not affect this mode.

Note: * The input capture function cannot be used in PWM mode. If compare match A and compare match B occur simultaneously, the compare match signal is inhibited.

Table 8-7 (d) ITU Operating Modes (Channel 3)

						Reg	ister Settings					
		TSNC	TMDR		TFCR TO	TOER	TIOR3		TCR3			
Operatin	g Mode	Synchro- nization	MDF	FDIR	PWM	Buffering	Master Enable	IOA	ЮВ	Clear Select	Clock Selec	
Synchron	ous preset	SYNC3 = 1	_		0	0	o*1	0	0	0	o	
PWM mod	le	0	_	_	PWM3 = 1	0	0	_	o*2	0	0	
Output co	mpare A	0	_	_	PWM3 = 0	0	0	IOA2 = 0 Other bits unrestricted	0	0	0	
Output co	mpare B	0	_	_	0	0	0	0	IOB2 = 0 Other bits unrestricted	o	0	
Input capt	ure A	0	_	_	PWM3 = 0	0	EA3 ignored Other bits unrestricted	IOA2 = 1 Other bits unrestricted	0	o	0	
Input capt	ure B	0	_	_	PWM3 = 0	0	EA3 ignored Other bits unrestricted	0	IOA2 = 1 Other bits unrestricted	0	0	
Counter clearing	By compare match/input capture A	0	_	_	0	0	o*1	0	0	CCLR1 = 0 CCLR0 = 1	0	
	By compare match/input capture B	0	_	_	0	0	o*1	0	0	CCLR1 = 1 CCLR0 = 0	0	
	Synchronous clear	SYNC3 = 1	_	—	0	0	o*1	0	0	CCLR1 = 1 CCLR0 = 1	0	
Buffering (BRA)		0		_	0	BFA3 = 1 Other bits unrestricted	o*1	0	0	o	0	
Buffering (BRB)		0	—	-	0	BFB3 = 1 Other bits unrestricted	o*1	0	0	0	0	

Legend: • Setting available (valid). - Setting does not affect this mode.

Notes: 1. Master enable bit settings are valid only during waveform output.

2. The input capture function cannot be used in PWM mode. If compare match A and compare match B occur simultaneously, the compare match signal is inhibited.

						Reg	ister Settings				
		TSNC	TMDR		TFCR	TOER		TIOR4	TCR4		
Operatin	g Mode	Synchro- nization	MDF	FDIR	PWM	Buffering ○	Master Enable	IOA	IOB	Clear Select	Clock Select
Synchrono	ous preset	SYNC4 = 1	_	_				o*1 0			0
PWM mod	le	0	_	_	PWM4 = 1	0	0	_	o*2	0	0
Output cor	npare A	0	_	_	PWM4 = 0	0	0	IOA2 = 0 Other bits unrestricted	0	0	o
Output cor	npare B	0	_	_	0	0	0	0	IOB2 = 0 Other bits unrestricted	0	o
Input capti	ure A	0	_	_	PWM4 = 0	0	EA4 ignored Other bits unrestricted	IOA2 = 1 Other bits unrestricted	0	0	o
Input capti	ure B	0	_	_	PWM4 = 0	0	EB4 ignored Other bits unrestricted	0	IOB2 = 1 Other bits unrestricted	0	o
Counter clearing	By compare match/input capture A	0	_	_	0	0	o*1	0	0	CCLR1 = 0 CCLR0 = 1	o
	By compare match/input capture B	0	_	_	0	0	o*1	0	0	CCLR1 = 1 CCLR0 = 0	o
	Synchronous clear	SYNC4 = 1	—	—	0	0	o*1	0	0	CCLR1 = 1 CCLR0 = 1	0
Buffering (BRA)		0	_	_	o	BFA4 = 1 Other bits unrestricted	o*1	0	o	o	o
Buffering (BRB)		0	_	—	0	BFB4 = 1 Other bits unrestricted	o*1	0	0	0	o

Table 8-7 (e) ITU Operating Modes (Channel 4)

Legend: $\ _{\circ}$ Setting available (valid). — Setting does not affect this mode.

Notes: 1. Master enable bit settings are valid only during waveform output.

2. The input capture function cannot be used in PWM mode. If compare match A and compare match B occur simultaneously, the compare match signal is inhibited.

Section 9 Programmable Timing Pattern Controller

9.1 Overview

The H8/3001 has a built-in programmable timing pattern controller (TPC) that provides pulse outputs by using the 16-bit integrated timer unit (ITU) as a time base. The TPC pulse outputs are divided into 4-bit groups (group 2 to group 0) that can operate simultaneously and independently.

9.1.1 Features

TPC features are listed below.

• 12-bit output data

Maximum 12-bit data can be output. TPC output can be enabled on a bit-by-bit basis.

• Three output groups

Output trigger signals can be selected in 4-bit groups to provide up to three different 4-bit outputs.

• Selectable output trigger signals

Output trigger signals can be selected for each group from the compare-match signals of four ITU channels.

• Non-overlap mode

A non-overlap margin can be provided between pulse outputs.

9.1.2 Block Diagram

Figure 9-1 shows a block diagram of the TPC.



Figure 9-1 TPC Block Diagram

9.1.3 TPC Pins

Table 9-1 summarizes the TPC output pins.

Name	Symbol	I/O	Function
TPC output 0	TP ₀	Output	Group 0 pulse output
TPC output 1	TP ₁	Output	_
TPC output 2	TP ₂	Output	
TPC output 3	TP ₃	Output	-
TPC output 4	TP ₄	Output	Group 1 pulse output
TPC output 5	TP ₅	Output	
TPC output 6	TP ₆	Output	-
TPC output 7	TP ₇	Output	-
TPC output 8	TP ₈	Output	Group 2 pulse output
TPC output 9	TP ₉	Output	_
TPC output 10	TP ₁₀	Output	-
TPC output 11	TP ₁₁	Output	_

Table 9-1 TPC Pins
9.1.4 Registers

Table 9-2 summarizes the TPC registers.

Table 9-2TPC Registers

Address*1	Name	Abbreviation	R/W	Initial Value
H'FFD1	Port A data direction register	PADDR	W	H'00
H'FFD3	Port A data register	PADR	R/(W)*2	H'00
H'FFD4	Port B data direction register	PBDDR	W	H'00
H'FFD6	Port B data register	PBDR	R/(W)*2	H'00
H'FFA0	TPC output mode register	TPMR	R/W	H'F0
H'FFA1	TPC output control register	TPCR	R/W	H'FF
H'FFA2	Next data enable register B	NDERB	R/W	H'00
H'FFA3	Next data enable register A	NDERA	R/W	H'00
H'FFA5/ H'FFA7 ^{*3}	Next data register A	NDRA	R/W	H'00
H'FFA4 H'FFA6 ^{*4}	Next data register B	NDRB	R/W	H'00

Notes: 1. Lower 16 bits of the address.

2. Bits used for TPC output cannot be written.

- 3. The NDRA address is H'FFA5 when the same output trigger is selected for TPC output groups 0 and 1 by settings in TPCR. When the output triggers are different, the NDRA address is H'FFA7 for group 0 and H'FFA5 for group 1.
- 4. When the output triggers of TPC output group 2 and output group 3 are identical, as set in TPCR, the NDRB address becomes H'FFA4. When the output triggers differ, the NDRB address for group 2 becomes H'FFA6. The H8/3001 does not have any pins that correspond to TPC output group 3.

9.2 Register Descriptions

9.2.1 Port A Data Direction Register (PADDR)

PADDR is an 8-bit write-only register that selects input or output for each pin in port A.

Bit	7	6	5	4	3	2	1	0	
	PA7DDR	PA ₆ DDR	PA ₅ DDR	PA ₄ DDR	PA ₃ DDR	PA ₂ DDR	PA1 DDR	PA0DDR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	
	Port A data direction 7 to 0								
	These bits select input or								

output for port A pins

Port A is multiplexed with pins TP_7 to TP_0 . Bits corresponding to pins used for TPC output must be set to 1. For further information about PADDR, see section 7.7, Port A.

9.2.2 Port A Data Register (PADR)

PADR is an 8-bit readable/writable register that stores TPC output data for groups 0 and 1, when these TPC output groups are used.

Bit	7	6	5	4	3	2	1	0		
	PA ₇	PA_6	PA_5	PA ₄	PA ₃	PA ₂	PA ₁	PA ₀		
Initial value	0	0	0	0	0	0	0	0		
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*		
	Port A data 7 to 0									
	These bits store output data									
	for TPC output groups 0 and 1									

Note: * Bits selected for TPC output by NDERA settings become read-only bits.

For further information about PADR, see section 7.7, Port A.

9.2.3 Port B Data Direction Register (PBDDR)



PBDDR is an 8-bit write-only register that selects input or output for each pin in port B.

Port B is multiplexed with pins TP_{11} to TP_8 . Bits corresponding to pins used for TPC output must be set to 1. For further information about PBDDR, see section 7.8, Port B.

9.2.4 Port B Data Register (PBDR)

PBDR is an 8-bit readable/writable register that stores TPC output data for group 2 when these TPC output groups are used.



Note: * Bits selected for TPC output by NDERB settings become read-only bits.

For further information about PBDR, see section 7.8, Port B.

9.2.5 Next Data Register A (NDRA)

NDRA is an 8-bit readable/writable register that stores the next output data for TPC output groups 1 and 0 (pins TP_7 to TP_0). During TPC output, when an ITU compare match event specified in TPCR occurs, NDRA contents are transferred to the corresponding bits in PADR. The address of NDRA differs depending on whether TPC output groups 0 and 1 have the same output trigger or different output triggers.

NDRA is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Same Trigger for TPC Output Groups 0 and 1: If TPC output groups 0 and 1 are triggered by the same compare match event, the NDRA address is H'FFA5. The upper 4 bits belong to group 1 and the lower 4 bits to group 0. Address H'FFA7 consists entirely of reserved bits that cannot be modified and always read 1.

Address H'FFA5

Bit	7	6	5	4	3	2	1	0		
	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR0		
Initial value	0	0	0	0	0	0	0	0		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address H'FFA7	Thes	Next data 7 to 4 These bits store the data that TPC output group 1 outputs next				Next data 3 to 0 These bits store the data that TPC output group 0 outputs next				
Bit	7	6	5	4	3	2	1	0		
	_		_		_		_	_		
Initial value	1	1	1	1	1	1	1	1		
Read/Write	_	_	_	_	_	_	_	_		
				_						

Reserved bits

Different Triggers for TPC Output Groups 0 and 1: If TPC output groups 0 and 1 are triggered by different compare match events, the address of the upper 4 bits of NDRA (group 1) is H'FFA5 and the address of the lower 4 bits (group 0) is H'FFA7. Bits 3 to 0 of address H'FFA5 and bits 7 to 4 of address H'FFA7 are reserved bits that cannot be modified and always read 1.

Address H'FFA5



These bits store the data that TPC output group 0 outputs next

9.2.6 Next Data Register B (NDRB)

NDRB is an 8-bit readable/writable register that stores the data that TPC output groups 3 and 2 (pins TP_{11} to TP_8) output next. However, the H8/3001 does not have any pins that correspond to TPC output group 3. During TPC output, when an ITU compare match event specified in TPCR occurs, NDRB contents are transferred to the corresponding bits in PBDR. The address of NDRB differs depending on whether TPC output groups 2 and 3 have the same output trigger or different output triggers.

NDRB is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Same Trigger for TPC Output Groups 2 and 3: If TPC output groups 2 and 3 are triggered by the same compare match event, the NDRB address is H'FFA4. The upper four bits belong to group 3 and the lower four bits to group 2. Address H'FFA6 consists entirely of reserved bits that cannot be modified and always read 1.

Address H'FFA4



Different Triggers for TPC Output Groups 2 and 3: If TPC output triggers 2 and 3 are triggered by different compare match events, the address of the upper four bits of NDRB is H'FFA4, and the address of the lower four bits (group 2) is H'FFA6. All bits of address H'FFA4 and bits 7 to 4 of address H'FFA6 are reserved bits. Bits 7 to 4 of H'FFA4 can be written and read, while all other bits are read-only bits that always read 1.

Address H'FFA4



These bits store the next output data for TPC output group 2

9.2.7 Next Data Enable Register A (NDERA)

NDERA is an 8-bit readable/writable register that enables or disables TPC output groups 1 and 0 (TP₇ to TP₀) on a bit-by-bit basis.

Bit	7	6	5	4	3	2	1	0
	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	NDER0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

Next data enable 7 to 0 These bits enable or disable TPC output groups 1 and 0

If a bit is enabled for TPC output by NDERA, then when the ITU compare match event selected in the TPC output control register (TPCR) occurs, the NDRA value is automatically transferred to the corresponding PADR bit, updating the output value. If TPC output is disabled, the bit value is not transferred from NDRA to PADR and the output value does not change.

NDERA is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 to 0—Next Data Enable 7 to 0 (NDER7 to NDER0): These bits enable or disable TPC output groups 1 and 0 (TP_7 to TP_0) on a bit-by-bit basis.

Bits 7 to 0 NDER7 to NDER0	Description	
0	TPC outputs TP ₇ to TP ₀ are disabled (NDR7 to NDR0 are not transferred to PA_7 to PA_0)	(Initial value)
1	TPC outputs TP ₇ to TP ₀ are enabled (NDR7 to NDR0 are transferred to PA ₇ to PA ₀)	

9.2.8 Next Data Enable Register B (NDERB)

NDERB is an 8-bit readable/writable register that enables or disables TPC output groups 3 and 2 (TP_{15} to TP_8) on a bit-by-bit basis.



If a bit is enabled for TPC output by NDERB, then when the ITU compare match event selected in the TPC output control register (TPCR) occurs, the NDRB value is automatically transferred to the corresponding PBDR bit, updating the output value. If TPC output is disabled, the bit value is not transferred from NDRB to PBDR and the output value does not change.

NDERB is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 to 4—Reserved: Although reserved, these bits can be written and read.

Bits 3 to 0—Next Data Enable 11 to 8 (NDER11 to NDER8): These bits enable or disable TPC output group 2 (TP_{15} to TP_8) on a bit-by-bit basis.

Bits 7 to 0 NDER11 to NDER8	Description	
0	TPC outputs TP ₁₁ to TP ₈ are disabled (NDR11 to NDR8 are not transferred to PB ₃ to PB ₀)	(Initial value)
1	TPC outputs TP_{11} to TP_8 are enabled (NDR11 to NDR8 are transferred to PB_3 to PB_0)	

9.2.9 TPC Output Control Register (TPCR)

TPCR is an 8-bit readable/writable register that selects output trigger signals for TPC outputs on a group-by-group basis.



TPCR is initialized to H'FF by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 and 6—Group 3 Compare Match Select 1 and 0 (G3CMS1, G3CMS0): These bits select the compare match event that triggers TPC output group 3. Note that the H8/3001 does not have any pins corresponding to TPC output group 3. (They are used for setting the address of NDRB.)

Bit 7 G3CMS1	Bit 6 G3CMS0	Description		
0	0	TPC output group 3 is triggered by compare match in ITU channel 0		
	1	TPC output group 3 is triggered by compare match in ITU c	hannel 1	
1	0	TPC output group 3 is triggered by compare match in ITU c	hannel 2	
	1	TPC output group 3 is triggered by compare match in ITU channel 3	(Initial value)	

Bits 5 and 4—Group 2 Compare Match Select 1 and 0 (G2CMS1, G2CMS0): These bits select the compare match event that triggers TPC output group 2 (TP₁₁ to TP₈).

Bit 5 G2CMS1	Bit 4 G2CMS0	Description
0	0	TPC output group 2 (TP ₁₁ to TP ₈) is triggered by compare match in ITU channel 0
	1	TPC output group 2 (TP ₁₁ to TP ₈) is triggered by compare match in ITU channel 1
1	0	TPC output group 2 (TP ₁₁ to TP ₈) is triggered by compare match in ITU channel 2
	1	TPC output group 2 (TP11 to TP8) is triggered by compare match in ITU channel 3(Initial value)

Bits 3 and 2—Group 1 Compare Match Select 1 and 0 (G1CMS1, G1CMS0): These bits

select the c	ompare match event that triggers TPC output group 1 (TP_7 to TP_4).
Bit 3	Bit 2

G1CMS1	G1CMS0	Description
0	0	TPC output group 1 (TP ₇ to TP ₄) is triggered by compare match in ITU channel 0
	1	TPC output group 1 (TP ₇ to TP ₄) is triggered by compare match in ITU channel 1
1 0		TPC output group 1 (TP ₇ to TP ₄) is triggered by compare match in ITU channel 2
	1	TPC output group 1 (TP7 to TP4) is triggered by(Initial value)compare match in ITU channel 3

Bits 1 and 0—Group 0 Compare Match Select 1 and 0 (G0CMS1, G0CMS0): These bits

select the compare match event that triggers TP	PC output group 0 (TP ₃ to TP ₀).
---	--

Bit 1 G0CMS1	Bit 0 G0CMS0	Description
0	0	TPC output group 0 (TP $_3$ to TP $_0$) is triggered by compare match in ITU channel 0
	1	TPC output group 0 (TP $_3$ to TP $_0$) is triggered by compare match in ITU channel 1
1	0	TPC output group 0 (TP $_3$ to TP $_0$) is triggered by compare match in ITU channel 2
	1	TPC output group 0 (TP3 to TP0) is triggered by compare match in ITU channel 3(Initial value)

9.2.10 TPC Output Mode Register (TPMR)

TPMR is an 8-bit readable/writable register that selects normal or non-overlapping TPC output for each group.



The output trigger period of a non-overlapping TPC output waveform is set in general register B (GRB) in the ITU channel selected for output triggering. The non-overlap margin is set in general register A (GRA). The output values change at compare match A and B. For details see section 9.3.4, Non-Overlapping TPC Output.

TPMR is initialized to H'F0 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 to 4—Reserved: Read-only bits, always read as 1.

Bit 3—Reserved: Although reserved, this bit can be written and read.

Bit 2—Group 2 Non-Overlap (G2NOV): Selects normal or non-overlapping TPC output for group 2 (TP₁₁ to TP₈).

Bit 2 G2NOV	Description	
0	Normal TPC output in group 2 (output values change at compare match A in the selected ITU channel)	(Initial value)
1	Non-overlapping TPC output in group 2 (independent 1 and 0 output at compare match A and B in the selected ITU channel)	

Bit 1—Group 1 Non-Overlap (G1NOV): Selects normal or non-overlapping TPC output for group 1 (TP₇ to TP₄).

Bit 1 G1NOV	Description	
0	Normal TPC output in group 1 (output values change at compare match A in the selected ITU channel)	(Initial value)
1	Non-overlapping TPC output in group 1 (independent 1 and 0 output at compare match A and B in the selected ITU channel)	

Bit 0—Group 0 Non-Overlap (G0NOV): Selects normal or non-overlapping TPC output for group 0 (TP₃ to TP₀).

Bit 0 G0NOV	Description	
0	Normal TPC output in group 0 (output values change at compare match A in the selected ITU channel)	(Initial value)
1	Non-overlapping TPC output in group 0 (independent 1 and 0 output at compare match A and B in the selected ITU channel)	

9.3 Operation

9.3.1 Overview

When corresponding bits in PADDR or PBDDR and NDERA or NDERB are set to 1, TPC output is enabled. The TPC output initially consists of the corresponding PADR or PBDR contents. When a compare-match event selected in TPCR occurs, the corresponding NDRA or NDRB bit contents are transferred to PADR or PBDR to update the output values.

Figure 9-2 illustrates the TPC output operation. Table 9-3 summarizes the TPC operating conditions.



Figure 9-2 TPC Output Operation

Table 9-3 TPC Operating Condition	Table 9-3	TPC C	D perating	Condition
-----------------------------------	-----------	-------	-------------------	-----------

NDER	DDR	Pin Function
0	0	Generic input port
	1	Generic output port
1	0	Generic input port (but the DR bit is a read-only bit, and when compare match occurs, the NDR bit value is transferred to the DR bit)
	1	TPC pulse output

Sequential output of up to 12-bit patterns is possible by writing new output data to NDRA and NDRB before the next compare match. For information on non-overlapping operation, see section 9.3.4, Non-Overlapping TPC Output.

9.3.2 Output Timing

If TPC output is enabled, NDRA/NDRB contents are transferred to PADR/PBDR and output when the selected compare match event occurs. Figure 9-3 shows the timing of these operations for the case of normal output in groups 2, triggered by compare match A.

Ø	
TCNT	NN+1
GRA	N
Compare match A signal	
NDRB	n
PBDR	m n
TP ₈ to TP ₁₅	m n

Figure 9-3 Timing of Transfer of Next Data Register Contents and Output (Example)

9.3.3 Normal TPC Output

Sample Setup Procedure for Normal TPC Output: Figure 9-4 shows a sample procedure for setting up normal TPC output.





Example of Normal TPC Output (Example of Five-Phase Pulse Output): Figure 9-5 shows an example in which the TPC is used for cyclic five-phase pulse output.



- H'F8 is written in PADDR and NDERA, and bits G1CMS1, G1CMS0, G0CMS1, and G0CMS0 are set in TPCR to select compare match in the ITU channel set up in step 1 as the output trigger. Output data H'80 is written in NDRA.
- The timer counter in this ITU channel is started. When compare match A occurs, the NDRA contents are transferred to PADR and output. The compare match/input capture A (IMFA) interrupt service routine writes the next output data (H'C0) in NDRA.
- Five-phase overlapping pulse output (one or two phases active at a time) can be obtained by writing H'40, H'60, H'20, H'30, H'10, H'18, H'08, H'88... at successive IMFA interrupts.

Figure 9-5 Normal TPC Output Example (Five-Phase Pulse Output)

Sample Setup Procedure for Non-Overlapping TPC Output: Figure 9-6 shows a sample

procedure for setting up non-overlapping TPC output.



Figure 9-6 Setup Procedure for Non-Overlapping TPC Output (Example)

Example of Non-Overlapping TPC Output (Example of Eight-Phase Complementary Non-Overlapping Output): Figure 9-7 shows an example of the use of TPC output for eight-phase complementary non-overlapping pulse output.



 Eight-phase complementary non-overlapping pulse output can be obtained by writing H'59, H'56, H'95... at successive IMFA interrupts.

Figure 9-7 Non-Overlapping TPC Output Example (Eight-Phase Complementary Non-Overlapping Pulse Output)

9.3.5 TPC Output Triggering by Input Capture

TPC output can be triggered by ITU input capture as well as by compare match. If GRA functions as an input capture register in the ITU channel selected in TPCR, TPC output will be triggered by the input capture signal. Figure 11-8 shows the timing.



Figure 9-8 TPC Output Triggering by Input Capture (Example)

9.4 Usage Notes

9.4.1 Operation of TPC Output Pins

 TP_0 to TP_{11} are multiplexed with ITU, address output, and other pin functions. When ITU or address output is enabled, the corresponding pins cannot be used for TPC output. The data transfer from NDR bits to DR bits takes place, however, regardless of the usage of the pin.

Pin functions should be changed only under conditions in which the output trigger event will not occur.

9.4.2 Note on Non-Overlapping Output

During non-overlapping operation, the transfer of NDR bit values to DR bits takes place as follows.

- 1. NDR bits are always transferred to DR bits at compare match A.
- 2. At compare match B, NDR bits are transferred only if their value is 0. Bits are not transferred if their value is 1.

Figure 9-9 illustrates the non-overlapping TPC output operation.



Figure 9-9 Non-Overlapping TPC Output

Therefore, 0 data can be transferred ahead of 1 data by making compare match B occur before compare match A. NDR contents should not be altered during the interval from compare match B to compare match A (the non-overlap margin).

This can be accomplished by having the IMFA interrupt service routine write the next data in NDR. The next data must be written before the next compare match B occurs.



Figure 9-10 shows the timing relationships.

Figure 9-10 Non-Overlapping Operation and NDR Write Timing

Section 10 Serial Communication Interface

10.1 Overview

The H8/3001 has one channel of serial communication interface (SCI). The SCI can communicate in asynchronous mode or synchronous mode, and has a multiprocessor communication function for serial communication among two or more processors.

10.1.1 Features

SCI features are listed below.

- Selection of asynchronous or synchronous mode for serial communication
- a. Asynchronous mode

Serial data communication is synchronized one character at a time. The SCI can communicate with a universal asynchronous receiver/transmitter (UART), asynchronous communication interface adapter (ACIA), or other chip that employs standard asynchronous serial communication. It can also communicate with two or more other processors using the multiprocessor communication function. There are twelve selectable serial data communication formats.

— Data length:	7 or 8 bits
— Stop bit length:	1 or 2 bits
— Parity bit:	even, odd, or none
— Multiprocessor bit:	1 or 0
— Receive error detection:	parity, overrun, and framing errors
— Break detection:	by reading the RxD level directly when a framing error occurs

b. Synchronous mode

Serial data communication is synchronized with a clock signal. The SCI can communicate with other chips having a synchronous communication function. There is one serial data communication format.

- Data length: 8 bits
- Receive error detection: overrun errors

• Full duplex communication

The transmitting and receiving sections are independent, so the SCI can transmit and receive simultaneously. The transmitting and receiving sections are both double-buffered, so serial data can be transmitted and received continuously.

- Built-in baud rate generator with selectable bit rates
- Selectable transmit/receive clock sources: internal clock from baud rate generator, or external clock from the SCK pin.
- Four types of interrupts

Transmit-data-empty, transmit-end, receive-data-full, and receive-error interrupts are requested independently.

10.1.2 Block Diagram

Figure 10-1 shows a block diagram of the SCI.



Figure 10-1 SCI Block Diagram

10.1.3 Input/Output Pins

The SCI has serial pins for each channel as listed in table 10-1.

Table 10-1 SCI Pins

Name	Abbreviation	I/O	Function
Serial clock pin	SCK	Input/output	SCI clock input/output
Receive data pin	RxD	Input	SCI receive data input
Transmit data pin	TxD	Output	SCI transmit data output

10.1.4 Register Configuration

The SCI has internal registers as listed in table 10-2. These registers select asynchronous or synchronous mode, specify the data format and bit rate, and control the transmitter and receiver sections.

Table 10-2 Registers

Address*1	Name	Abbreviation	R/W	Initial Value
H'FFB0	Serial mode register	SMR	R/W	H'00
H'FFB1	Bit rate register	BRR	R/W	H'FF
H'FFB2	Serial control register	SCR	R/W	H'00
H'FFB3	Transmit data register	TDR	R/W	H'FF
H'FFB4	Serial status register	SSR	R/(W)*2	H'84
H'FFB5	Receive data register	RDR	R	H'00

Notes: 1. Lower 16 bits of the address.

2. Only 0 can be written, to clear flags.

10.2 Register Descriptions

10.2.1 Receive Shift Register (RSR)

RSR is the register that receives serial data.



The SCI loads serial data input at the RxD pin into RSR in the order received, LSB (bit 0) first, thereby converting the data to parallel data. When 1 byte has been received, it is automatically transferred to RDR. The CPU cannot read or write RSR directly.

10.2.2 Receive Data Register (RDR)

RDR is the register that stores received serial data.

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

When the SCI finishes receiving 1 byte of serial data, it transfers the received data from RSR into RDR for storage. RSR is then ready to receive the next data. This double buffering allows data to be received continuously.

RDR is a read-only register. Its contents cannot be modified by the CPU. RDR is initialized to H'00 by a reset and in standby mode.

10.2.3 Transmit Shift Register (TSR)

TSR is the register that transmits serial data.



The SCI loads transmit data from TDR into TSR, then transmits the data serially from the TxD pin, LSB (bit 0) first. After transmitting one data byte, the SCI automatically loads the next transmit data from TDR into TSR and starts transmitting it. If the TDRE flag is set to 1 in SSR, however, the SCI does not load the TDR contents into TSR. The CPU cannot read or write TSR directly.

10.2.4 Transmit Data Register (TDR)

TDR is an 8-bit register that stores data for serial transmission.

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

When the SCI detects that TSR is empty, it moves transmit data written in TDR from TDR into TSR and starts serial transmission. Continuous serial transmission is possible by writing the next transmit data in TDR during serial transmission from TSR.

The CPU can always read and write TDR. TDR is initialized to H'FF by a reset and in standby mode.

10.2.5 Serial Mode Register (SMR)

SMR is an 8-bit register that specifies the SCI serial communication format and selects the clock source for the baud rate generator.



The CPU can always read and write SMR. SMR is initialized to H'00 by a reset and in standby mode.

Bit 7—Communication Mode (C/\overline{A}) : Selects whether the SCI operates in asynchronous or synchronous mode.

Bit 7 C/A	Description	
	•	
0	Asynchronous mode	(Initial value)
1	Synchronous mode	

Bit 6—Character Length (CHR): Selects 7-bit or 8-bit data length in asynchronous mode. In synchronous mode the data length is 8 bits regardless of the CHR setting.

Bit 6 CHR	Description	
0	8-bit data	(Initial value)
1	7-bit data*	

Note: * When 7-bit data is selected, the MSB (bit 7) in TDR is not transmitted.

Bit 5—Parity Enable (PE): In asynchronous mode, this bit enables or disables the addition of a parity bit to transmit data, and the checking of the parity bit in receive data. In synchronous mode the parity bit is neither added nor checked, regardless of the PE setting.

Bit 5 PE	Description	
0	Parity bit not added or checked	(Initial value)
1	Parity bit added and checked*	
Note: *	⁴ When PE is set to 1, an even or odd parity bit is adde	d to transmit data according to the

Note: * When PE is set to 1, an even or odd parity bit is added to transmit data according to the even or odd parity mode selected by the O/E bit, and the parity bit in receive data is checked to see that it matches the even or odd mode selected by the O/E bit.

Bit 4—Parity Mode (O/Ē): Selects even or odd parity. The O/Ē bit setting is valid in asynchronous mode when the PE bit is set to 1 to enable the adding and checking of a parity bit. The O/Ē setting is ignored in synchronous mode, or when parity adding and checking is disabled in asynchronous mode.

Bit 4 O/E	Description
0	Even parity*1 (Initial value)
1	Odd parity*2
 Notes: 1. When even parity is selected, the parity bit added to transmit data makes an even number of 1s in the transmitted character and parity bit combined. Receive data m have an even number of 1s in the received character and parity bit combined. 2. When odd parity is selected, the parity bit added to transmit data makes an odd nu of 1s in the transmitted character and parity bit combined. Receive data must have odd number of 1s in the received character and parity bit combined. 	

Bit 3—Stop Bit Length (STOP): Selects one or two stop bits in asynchronous mode. This setting is used only in asynchronous mode. In synchronous mode no stop bit is added, so the STOP bit setting is ignored.

Bit 3 STOP	Description	
0	One stop bit*1	(Initial value)
1	Two stop bits*2	
Nataa	4. One stan hit (with value 4) is added at the	and of each transmitted sharester

Notes: 1. One stop bit (with value 1) is added at the end of each transmitted character.

2. Two stop bits (with value 1) are added at the end of each transmitted character.

In receiving, only the first stop bit is checked, regardless of the STOP bit setting. If the second stop bit is 1 it is treated as a stop bit. If the second stop bit is 0 it is treated as the start bit of the next incoming character.

Bit 2—Multiprocessor Mode (MP): Selects a multiprocessor format. When a multiprocessor format is selected, parity settings made by the PE and O/E bits are ignored. The MP bit setting is valid only in asynchronous mode. It is ignored in synchronous mode.

For further information on the multiprocessor communication function, see section 10.3.3, Multiprocessor Communication Function.

Bit 2 MP	Description		
0	Multiprocessor function disabled	(Initial value)	
1	Multiprocessor format selected		

Bits 1 and 0—Clock Select 1 and 0 (CKS1/0): These bits select the clock source of the on-chip baud rate generator. Four clock sources are available: ϕ , $\phi/4$, $\phi/16$, and $\phi/64$.

For the relationship between the clock source, bit rate register setting, and baud rate, see section 10.2.8, Bit Rate Register.

Bit 1 CKS1	Bit 0 CKS0	Description	
0	0	Ø	(Initial value)
0	1	ø/4	
1	0	ø/16	
1	1	ø/64	

10.2.6 Serial Control Register (SCR)

SCR enables the SCI transmitter and receiver, enables or disables serial clock output in asynchronous mode, enables or disables interrupts, and selects the transmit/receive clock source.



The CPU can always read and write SCR. SCR is initialized to H'00 by a reset and in standby mode.

Bit 7—Transmit Interrupt Enable (TIE): Enables or disables the transmit-data-empty interrupt (TXI) requested when the TDRE flag in SSR is set to 1 due to transfer of serial transmit data from TDR to TSR.

Bit 7

TIE	Description	
0	Transmit-data-empty interrupt request (TXI) is disabled*	(Initial value)
1	Transmit-data-empty interrupt request (TXI) is enabled	

Note: * TXI interrupt requests can be cleared by reading the value 1 from the TDRE flag, then clearing it to 0; or by clearing the TIE bit to 0.

Bit 6—Receive Interrupt Enable (RIE): Enables or disables the receive-data-full interrupt (RXI) requested when the RDRF flag is set to 1 in SSR due to transfer of serial receive data from RSR to RDR; also enables or disables the receive-error interrupt (ERI).

Bit 6 RIE	Description	
0	Receive-data-full (RXI) and receive-error (ERI) interrupt requests are disabled	(Initial value)
1	Receive-data-full (RXI) and receive-error (ERI) interrupt requests are e	enabled
Note:	* RXI and ERI interrupt requests can be cleared by reading the value 1 fro PER, or ORER flag, then clearing it to 0; or by clearing the RIE bit to 0.	om the RDRF, FER,

Bit 5—Transmit Enable (TE): Enables or disables the start of SCI serial transmitting operations.

Bit 5		
TE	Description	
0	Transmitting disabled*1	(Initial value)
1	Transmitting enabled*2	

Notes: 1. The TDRE bit is locked at 1 in SSR.

In the enabled state, serial transmitting starts when the TDRE bit in SSR is cleared to 0
after writing of transmit data into TDR. Select the transmit format in SMR before setting
the TE bit to 1.

Bit 4—Receive Enable (RE): Enables or disables the start of SCI serial receiving operations.

Bit 4 RE	Description	
0	Receiving disabled ^{*1}	(Initial value)
1	Receiving enabled*2	
Notoo: 1	Clearing the PE bit to 0 does not affect the PDPE EEP	DED and ODED flags Those

Notes: 1. Clearing the RE bit to 0 does not affect the RDRF, FER, PER, and ORER flags. These flags retain their previous values.

 In the enabled state, serial receiving starts when a start bit is detected in asynchronous mode, or serial clock input is detected in synchronous mode. Select the receive format in SMR before setting the RE bit to 1.

Bit 3—Multiprocessor Interrupt Enable (MPIE): Enables or disables multiprocessor interrupts. The MPIE setting is valid only in asynchronous mode, and only if the MP bit is set to 1 in SMR. The MPIE setting is ignored in synchronous mode or when the MP bit is cleared to 0.

Bit 3 MPIE	Description
0	Multiprocessor interrupts are disabled (normal receive operation)(Initial value)[Clearing conditions]The MPIE bit is cleared to 0.MPB = 1 in received data.
1	Multiprocessor interrupts are enabled* Receive-data-full interrupts (RXI), receive-error interrupts (ERI), and setting of the RDRF, FER, and ORER status flags in SSR are disabled until data with the multiprocessor bit set to 1 is received.
Note: *	The SCI does not transfer receive data from RSR to RDR, does not detect receive errors,

Note: * The SCI does not transfer receive data from RSR to RDR, does not detect receive errors, and does not set the RDRF, FER, and ORER flags in SSR. When it receives data in which MPB = 1, the SCI sets the MPB bit to 1 in SSR, automatically clears the MPIE bit to 0, enables RXI and ERI interrupts (if the RIE bit is set to 1 in SCR), and allows the FER and ORER flags to be set.
Bit 2—Transmit-End Interrupt Enable (TEIE): Enables or disables the transmit-end interrupt (TEI) requested if TDR does not contain new transmit data when the MSB is transmitted.

Bit 2

TEIE	Description	
0	Transmit-end interrupt requests (TEI) are disabled*	(Initial value)
1	Transmit-end interrupt requests (TEI) are enabled*	
Note:	* TEI interrupt requests can be cleared by reading the value 1 from then clearing the TDRE flag to 0, thereby also clearing the TEND	.

then clearing the TDRE flag to 0, thereby also clearing the TEND flag to 0; or by clearing the TEIE bit to 0.

Bits 1 and 0—Clock Enable 1 and 0 (CKE1/0): These bits select the SCI clock source and enable or disable clock output from the SCK pin. Depending on the settings of CKE1 and CKE0, the SCK pin can be used for generic input/output, serial clock output, or serial clock input.

The CKE0 setting is valid only in asynchronous mode, and only when the SCI is internally clocked (CKE1 = 0). The CKE0 setting is ignored in synchronous mode, or when an external clock source is selected (CKE1 = 1). Select the SCI operating mode in SMR before setting the CKE1 and CKE0 bits. For further details on selection of the SCI clock source, see table 10-9 in section 10.3, Operation.

Bit 1 CKE1	Bit 0 CKE0	Description					
0	0	Asynchronous mode	Internal clock, SCK pin available for generic input/output *1				
		Synchronous mode	Internal clock, SCK pin used for serial clock output *1				
0 1		Asynchronous mode	Internal clock, SCK pin used for clock output *2				
		Synchronous mode	Internal clock, SCK pin used for serial clock output				
1	0	Asynchronous mode	External clock, SCK pin used for clock input *3				
		Synchronous mode	External clock, SCK pin used for serial clock input				
1	1	Asynchronous mode	External clock, SCK pin used for clock input *3				
		Synchronous mode	External clock, SCK pin used for serial clock input				

Notes: 1. Initial value

2. The output clock frequency is the same as the bit rate.

3. The input clock frequency is 16 times the bit rate.

10.2.7 Serial Status Register (SSR)

SSR is an 8-bit register containing multiprocessor bit values, and status flags that indicate SCI operating status.

Bit	7	6	5	4	3	2	1	0	
	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	
Initial value	1	0	0	0	0	1	0	0	
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/W	
					Parity erro Status flag a receive p	St m Transmit Status flag transmissi	bit Val pro be ores the r ultiproces end g indicatin on detectior	eceived sor bit value g end of	
			:	Framing error Status flag indicating detect framing error		g detection	of a rece	ive	
Overrun error			ating detection of a receive overrun error						
		Receive data register full Status flag indicating that data has been received and stored in RDR							
	Transmit	data regi	ster empt	у					

Status flag indicating that transmit data has been transferred from TDR into TSR and new data can be written in TDR

Note: * Only 0 can be written, to clear the flag.

The CPU can always read and write SSR, but cannot write 1 in the TDRE, RDRF, ORER, PER, and FER flags. These flags can be cleared to 0 only if they have first been read while set to 1. The TEND and MPB flags are read-only bits that cannot be written.

SSR is initialized to H'84 by a reset and in standby mode.

Bit 7—Transmit Data Register Empty (TDRE): Indicates that the SCI has loaded transmit data from TDR into TSR and the next serial transmit data can be written in TDR.

Bit 7 TDRE	Description	
0	TDR contains valid transmit data [Clearing conditions] Software reads TDRE while it is set to 1, then writes 0.	
1	TDR does not contain valid transmit data [Setting conditions] The chip is reset or enters standby mode. The TE bit in SCR is cleared to 0. TDR contents are loaded into TSR, so new data can be written in TDR.	(Initial value)

Bit 6—Receive Data Register Full (RDRF): Indicates that RDR contains new receive data.

Bit 6 RDRF	Description	
0	RDR does not contain new receive data [Clearing conditions] The chip is reset or enters standby mode. Software reads RDRF while it is set to 1, then writes 0.	(Initial value)
1	RDR contains new receive data [Setting condition] When serial data is received normally and transferred from RSR to RDR.	

Note: The RDR contents and RDRF flag are not affected by detection of receive errors or by clearing of the RE bit to 0 in SCR. They retain their previous values. If the RDRF flag is still set to 1 when reception of the next data ends, an overrun error occurs and receive data is lost.

Bit 5—Overrun Error (ORER): Indicates that data reception ended abnormally due to an overrun error.

Bit 5 ORER	Description	
0	Receiving is in progress or has ended normally(Initial value)*[Clearing conditions]The chip is reset or enters standby mode.Software reads ORER while it is set to 1, then writes 0.	
1	A receive overrun error occurred ^{*2} [Setting condition] Reception of the next serial data ends when RDRF = 1.	
 Notes: 1. Clearing the RE bit to 0 in SCR does not affect the ORER flag, which retains in previous value. 2. RDR continues to hold the receive data before the overrun error, so subseque data is lost. Serial receiving cannot continue while the ORER flag is set to 1. If synchronous mode, serial transmitting is also disabled. 		

Bit 4—Framing Error (FER): Indicates that data reception ended abnormally due to a framing error in asynchronous mode.

Bit 4 FER	Description
0	Receiving is in progress or has ended normally(Initial value)*1[Clearing conditions]The chip is reset or enters standby mode.Software reads FER while it is set to 1, then writes 0.
1	A receive framing error occurred ^{*2} [Setting condition] The stop bit at the end of receive data is checked and found to be 0.
Notes:	 Clearing the RE bit to 0 in SCR does not affect the FER flag, which retains its previous value. When the stop bit length is 2 bits, only the first bit is checked. The second stop bit is not

2. When the stop bit length is 2 bits, only the first bit is checked. The second stop bit is not checked. When a framing error occurs the SCI transfers the receive data into RDR but does not set the RDRF flag. Serial receiving cannot continue while the FER flag is set to 1. In synchronous mode, serial transmitting is also disabled.

Bit 3—Parity Error (PER): Indicates that data reception ended abnormally due to a parity error in asynchronous mode.

Bit 3	
PER	Description
0	Receiving is in progress or has ended normally*1(Initial value)[Clearing conditions]The chip is reset or enters standby mode.Software reads PER while it is set to 1, then writes 0.
1	A receive parity error occurred ^{*2} [Setting condition] The number of 1s in receive data, including the parity bit, does not match the even or odd parity setting of O/\overline{E} in SMR.
Notes:	 Clearing the RE bit to 0 in SCR does not affect the PER flag, which retains its previous value. When a parity error occurs the SCI transfers the receive data into RDR but does not set the RDRF flag. Serial receiving cannot continue while the PER flag is set to 1. In synchronous mode, serial transmitting is also disabled.

Bit 2—Transmit End (TEND): Indicates that when the last bit of a serial character was transmitted TDR did not contain new transmit data, so transmission has ended. The TEND flag is a read-only bit and cannot be written.

Bit 2 TEND	Description	
0	Transmission is in progress [Clearing conditions] Software reads TDRE while it is set to 1, then writes 0 in the TDRE flag.	
1	End of transmission [Setting conditions] The chip is reset or enters standby mode. The TE bit is cleared to 0 in SCR. TDRE is 1 when the last bit of a serial character is transmitted.	(Initial value)

Bit 1—Multiprocessor Bit (MPB): Stores the value of the multiprocessor bit in receive data when a multiprocessor format is used in asynchronous mode. MPB is a read-only bit and cannot be written.

Bit 1 MPB	Description	
0	Multiprocessor bit value in receive data is 0*	(Initial value)
1	Multiprocessor bit value in receive data is 1	

Note: * If the RE bit is cleared to 0 when a multiprocessor format is selected, MPB retains its previous value.

Bit 0—Multiprocessor Bit Transfer (MPBT): Stores the value of the multiprocessor bit added to transmit data when a multiprocessor format is selected for transmitting in asynchronous mode. The MPBT setting is ignored in synchronous mode, when a multiprocessor format is not selected, or when the SCI is not transmitting.

Bit 0		
MPBT	Description	
0	Multiprocessor bit value in transmit data is 0	(Initial value)
1	Multiprocessor bit value in transmit data is 1	

10.2.8 Bit Rate Register (BRR)

BRR is an 8-bit register that, together with the CKS1 and CKS0 bits in SMR that select the baud rate generator clock source, determines the serial communication bit rate.

Bit	7	6	5	4	3	2	1	0	_
Initial value	1	1	1	1	1	1	1	1	-
Read/Write	R/W								

The CPU can always read and write BRR. BRR is initialized to H'FF by a reset and in standby mode.

Table 10-3 shows examples of BRR settings in asynchronous mode. Table 10-4 shows examples of BRR settings in synchronous mode.

						ø (N	IHz)					
		2			2.097152			2.45	76		3	
Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	1	141	0.03	1	148	-0.04	1	174	-0.26	1	212	0.03
150	1	103	0.16	1	108	0.21	1	127	0	1	155	0.16
300	0	207	0.16	0	217	0.21	0	255	0	1	77	0.16
600	0	103	0.16	0	108	0.21	0	127	0	0	155	0.16
1200	0	51	0.16	0	54	-0.70	0	63	0	0	77	0.16
2400	0	25	0.16	0	26	1.14	0	31	0	0	38	0.16
4800	0	12	0.16	0	13	-2.48	0	15	0	0	19	-2.34
9600	0	6	-6.99	0	6	-2.48	0	7	0	0	9	-2.34
19200	0	2	8.51	0	2	13.78	0	3	0	0	4	-2.34
31250	0	1	0	0	1	4.86	0	1	22.88	0	2	0
38400	0	1	-18.62	0	1	-14.67	0	1	0			_

 Table 10-3
 Examples of Bit Rates and BRR Settings in Asynchronous Mode

ø (MHz)

		3.6864			4			4.91	52		5	
Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	64	0.70	2	70	0.03	2	86	0.31	2	88	-0.25
150	1	191	0	1	207	0.16	1	255	0	2	64	0.16
300	1	95	0	1	103	0.16	1	127	0	1	129	0.16
600	0	191	0	0	207	0.16	0	255	0	1	64	0.16
1200	0	95	0	0	103	0.16	0	127	0	0	129	0.16
2400	0	47	0	0	51	0.16	0	63	0	0	64	0.16
4800	0	23	0	0	25	0.16	0	31	0	0	32	-1.36
9600	0	11	0	0	12	0.16	0	15	0	0	15	1.73
19200	0	5	0	0	6	-6.99	0	7	0	0	7	1.73
31250	_			0	3	0	0	4	-1.70	0	4	0
38400	0	2	0	0	2	8.51	0	3	0	0	3	1.73

					ø (l	MHz)					
	6			6.14	14		7.37	28		8	
n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
2	106	-0.44	2	108	0.08	2	130	-0.07	2	141	0.03
2	77	0.16	2	79	0	2	95	0	2	103	0.16
1	155	0.16	1	159	0	1	191	0	1	207	0.16
1	77	0.16	1	79	0	1	95	0	1	103	0.16
0	155	0.16	0	159	0	0	191	0	0	207	0.16
0	77	0.16	0	79	0	0	95	0	0	103	0.16
0	38	0.16	0	39	0	0	47	0	0	51	0.16
0	19	-2.34	0	19	0	0	23	0	0	25	0.16
0	9	-2.34	0	9	0	0	11	0	0	12	0.16
0	5	0	0	5	2.40	0	6	5.33	0	7	0
0	4	-2.34	0	4	0	0	5	0	0	6	-6.99
	2 1 1 0 0 0 0 0 0 0 0	n N 2 106 2 77 1 155 1 77 0 155 0 77 0 38 0 19 0 5	N Error (%) 2 106 -0.44 2 77 0.16 1 155 0.16 1 77 0.16 0 155 0.16 0 155 0.16 0 155 0.16 0 38 0.16 0 38 0.16 0 19 -2.34 0 9 -2.34 0 5 0	N Error (%) n 2 106 -0.44 2 2 77 0.16 2 1 155 0.16 1 1 77 0.16 1 0 155 0.16 0 0 155 0.16 0 0 77 0.16 0 0 777 0.16 0 0 38 0.16 0 0 19 -2.34 0 0 9 -2.34 0 0 5 0 0 0	N Error (%) n N 2 106 -0.44 2 108 2 77 0.16 2 79 1 155 0.16 1 159 1 77 0.16 1 79 1 155 0.16 1 79 0 155 0.16 0 159 0 77 0.16 0 79 0 38 0.16 0 39 0 38 0.16 0 39 0 19 -2.34 0 19 0 9 -2.34 0 9 0 5 0 0 5	6 6.144 n N $(\%)$ n N Error 1 106 -0.44 2 108 0.08 2 106 -0.44 2 108 0.08 2 77 0.16 2 79 0 1 155 0.16 1 159 0 1 77 0.16 1 79 0 0 155 0.16 1 79 0 0 155 0.16 0 159 0 0 155 0.16 0 79 0 0 77 0.16 0 79 0 0 38 0.16 0 39 0 0 19 -2.34 0 19 0 0 9 -2.34 0 9 2.40	n N Error (%) n N Error (%) n 2 106 -0.44 2 108 0.08 2 2 77 0.16 2 79 0 2 1 155 0.16 1 159 0 1 1 77 0.16 1 79 0 1 1 77 0.16 1 79 0 1 0 155 0.16 0 159 0 0 0 155 0.16 0 79 0 0 0 0 77 0.16 0 79 0 0 0 0 38 0.16 0 39 0 0 0 0 19 -2.34 0 19 0 0 0 0 5 0 0 5 2.40 0	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	6 6.144 7.3728 n N $\binom{6}{0}$ n N $\binom{6}{0}$ n N $\binom{7}{0}$ n n N $\binom{7}{0}$ n n <th< td=""><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td></th<>	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

 Table 10-3
 Examples of Bit Rates and BRR Settings in Asynchronous Mode (cont)

ø (MHz)

		9.83	304		10	1		12			12.2	88
Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	174	-0.26	2	177	-0.25	2	212	0.03	2	217	0.08
150	2	127	0	2	129	0.16	2	155	0.16	2	159	0
300	1	255	0	2	64	0.16	2	77	0.16	2	79	0
600	1	127	0	1	129	0.16	1	155	0.16	1	159	0
1200	0	255	0	1	64	0.16	1	77	0.16	1	79	0
2400	0	127	0	0	129	0.16	0	155	0.16	0	159	0
4800	0	63	0	0	64	0.16	0	77	0.16	0	79	0
9600	0	31	0	0	32	-1.36	0	38	0.16	0	39	0
19200	0	15	0	0	15	1.73	0	19	-2.34	0	19	0
31250	0	9	-1.70	0	9	0	0	11	0	0	11	2.40
38400	0	7	0	0	7	1.73	0	9	-2.34	0	9	0

					ø (Ml	Hz)				
		14	4		14.74	56		16		
Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
110	2	248	-0.17	3	64	0.70	3	70	0.03	
150	2	181	0.16	2	191	0	2	207	0.16	
300	2	90	0.16	2	95	0	2	103	0.16	
600	1	181	0.16	1	191	0	1	207	0.16	
1200	1	90	0.16	1	95	0	1	103	0.16	
2400	0	181	0.16	0	191	0	0	207	0.16	
4800	0	90	0.16	0	95	0	0	103	0.16	
9600	0	45	-0.93	0	47	0	0	51	0.16	
19200	0	22	-0.93	0	23	0	0	25	0.16	
31250	0	13	0	0	14	-1.70	0	15	0	
38400	0	10	3.57	0	11	0	0	12	0.16	

 Table 10-3
 Examples of Bit Rates and BRR Settings in Asynchronous Mode (cont)

					Ø(MHz)				
Bit Rate		2		4		8		10		16
(bits/s)	n	Ν	n	N	n	Ν	n	Ν	n	Ν
110	3	70	_	_	_	_	_	—	_	_
250	2	124	2	249	3	124	_	—	3	249
500	1	249	2	124	2	249	_		3	124
1 k	1	124	1	249	2	124	_		2	249
2.5 k	0	199	1	99	1	199	1	249	2	99
5 k	0	99	0	199	1	99	1	124	1	199
10 k	0	49	0	99	0	199	0	249	1	99
25 k	0	19	0	39	0	79	0	99	0	159
50 k	0	9	0	19	0	39	0	49	0	79
100 k	0	4	0	9	0	19	0	24	0	39
250 k	0	1	0	3	0	7	0	9	0	15
500 k	0	0*	0	1	0	3	0	4	0	7
1 M			0	0*	0	1	_		0	3
2 M					0	0*	_	_	0	1
2.5 M					_		0	0*	_	_
4 M									0	0*

 Table 10-4
 Examples of Bit Rates and BRR Settings in Synchronous Mode

~ (MU-)

Note: Settings with an error of 1% or less are recommended.

Legend

Blank: No setting available

-: Setting possible, but error occurs

*: Continuous transmit/receive not possible

The BRR setting is calculated as follows:

Asynchronous mode:

$$N = \frac{\emptyset}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Synchronous mode:

$$N = \frac{\emptyset}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

- B: Bit rate (bits/s)
- N: BRR setting for baud rate generator ($0 \le N \le 255$)
- ø: System clock frequency (MHz)
- n: Baud rate generator clock source (n = 0, 1, 2, 3) (For the clock sources and values of n, see the table below.)

		SMR S	Settings
n	Clock Source	CKS1	CKS0
0	Ø	0	0
1	ø/4	0	1
2	ø/16	1	0
3	ø/64	1	1

The bit rate error in asynchronous mode is calculated as follows.

Error (%) = $\left\{ \frac{\emptyset \times 10^{6}}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$

Table 10-5 indicates the maximum bit rates in asynchronous mode for various system clock frequencies. Tables 10-6 and 10-7 indicate the maximum bit rates with external clock input.

		Se	ettings
ø (MHz)	Maximum Bit Rate (bits/s)	n	Ν
2	62500	0	0
2.097152	65536	0	0
2.4576	76800	0	0
3	93750	0	0
3.6864	115200	0	0
4	125000	0	0
4.9152	153600	0	0
5	156250	0	0
6	187500	0	0
6.144	192000	0	0
7.3728	230400	0	0
8	250000	0	0
9.8304	307200	0	0
10	312500	0	0
12	375000	0	0
12.288	384000	0	0
14	437500	0	0
14.7456	460800	0	0
16	500000	0	0

Table 10-5 Maximum Bit Rates for Various Frequencies (Asynchronous Mode)

ø (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bits/s)
2	0.5000	31250
2.097152	0.5243	32768
2.4576	0.6144	38400
3	0.7500	46875
3.6864	0.9216	57600
4	1.0000	62500
4.9152	1.2288	76800
5	1.2500	78125
6	1.5000	93750
6.144	1.5360	96000
7.3728	1.8432	115200
8	2.0000	125000
9.8304	2.4576	153600
10	2.5000	156250
12	3.0000	187500
12.288	3.0720	192000
14	3.5000	218750
14.7456	3.6864	230400
16	4.0000	250000
·		

 Table 10-6
 Maximum Bit Rates with External Clock Input (Asynchronous Mode)

ø (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bits/s)
2	0.3333	333333.3
4	0.6667	666666.7
6	1.0000	100000.0
8	1.3333	1333333.3
10	1.6667	1666666.7
12	2.0000	2000000.0
14	2.3333	2333333.3
16	2.6667	2666666.7

 Table 10-7
 Maximum Bit Rates with External Clock Input (Synchronous Mode)

10.3 Operation

10.3.1 Overview

The SCI has an asynchronous mode in which characters are synchronized individually, and a synchronous mode in which communication is synchronized with clock pulses. Serial communication is possible in either mode. Asynchronous or synchronous mode and the communication format are selected in SMR, as shown in table 10-8. The SCI clock source is selected by the C/\overline{A} bit in SMR and the CKE1 and CKE0 bits in SCR, as shown in table 10-9.

Asynchronous Mode

- Data length is selectable: 7 or 8 bits.
- Parity and multiprocessor bits are selectable. So is the stop bit length (1 or 2 bits). These selections determine the communication format and character length.
- In receiving, it is possible to detect framing errors, parity errors, overrun errors, and the break state.
- An internal or external clock can be selected as the SCI clock source.
 - When an internal clock is selected, the SCI operates using the on-chip baud rate generator, and can output a serial clock signal with a frequency matching the bit rate.
 - When an external clock is selected, the external clock input must have a frequency 16 times the bit rate. (The on-chip baud rate generator is not used.)

Synchronous Mode

- The communication format has a fixed 8-bit data length.
- In receiving, it is possible to detect overrun errors.
- An internal or external clock can be selected as the SCI clock source.
 - When an internal clock is selected, the SCI operates using the on-chip baud rate generator, and outputs a serial clock signal to external devices.
 - When an external clock is selected, the SCI operates on the input serial clock. The on-chip baud rate generator is not used.

						SC	I Communica	tion Form	at
	SM	IR Sett	ings				Multi-		Stop
Bit 7 C/A	Bit 6 CHR	Bit 2 MP	Bit 5 PE	Bit 3 STOP	Mode	Data Length	processor Bit	Parity Bit	Bit Length
0	0	0	0	0	Asynchronous	8-bit data	Absent	Absent	1 bit
0	0	0	0	1	mode				2 bits
0	0	0	1	0				Present	1 bit
0	0	0	1	1					2 bits
0	1	0	0	0		7-bit data		Absent	1 bit
0	1	0	0	1					2 bits
0	1	0	1	0				Present	1 bit
0	1	0	1	1					2 bits
0	0	1	_	0	Asynchronous	8-bit data	Present	Absent	1 bit
0	0	1	_	1	mode (multi- processor				2 bits
0	1	1	_	0	format)	7-bit data			1 bit
0	1	1	_	1					2 bits
1	_	_		—	Synchronous mode	8-bit data	Absent		None

Table 10-8 SMR Settings and Serial Communication Formats

Table 10-9 SMR and SCR Settings and SCI Clock Source Selection

SMR	SCR S	Settings						
Bit 7	Bit 1	Bit 0		SCI Transmit/Receive Clock				
C/A	CKE1	CKE0	Mode	Clock Source	SCK Pin Function			
0	0	0	Asynchronous mode	Internal	SCI does not use the SCK pin			
0	0	1			Outputs a clock with frequency matching the bit rate			
0	1	0		External	Inputs a clock with frequency			
0	1	1			16 times the bit rate			
1	0	0	Synchronous mode	Internal	Outputs the serial clock			
1	0	1						
1	1	0		External	Inputs the serial clock			
1	1	1						

10.3.2 Operation in Asynchronous Mode

In asynchronous mode each transmitted or received character begins with a start bit and ends with a stop bit. Serial communication is synchronized one character at a time.

The transmitting and receiving sections of the SCI are independent, so full duplex communication is possible. The transmitter and receiver are both double buffered, so data can be written and read while transmitting and receiving are in progress, enabling continuous transmitting and receiving.

Figure 10-2 shows the general format of asynchronous serial communication. In asynchronous serial communication the communication line is normally held in the mark (high) state. The SCI monitors the line and starts serial communication when the line goes to the space (low) state, indicating a start bit. One serial character consists of a start bit (low), data (LSB first), parity bit (high or low), and stop bit (high), in that order.

When receiving in asynchronous mode, the SCI synchronizes at the falling edge of the start bit. The SCI samples each data bit on the eighth pulse of a clock with a frequency 16 times the bit rate. Receive data is latched at the center of each bit.



Figure 10-2 Data Format in Asynchronous Communication (Example: 8-Bit Data with Parity and 2 Stop Bits)

Communication Formats: Table 10-10 shows the 12 communication formats that can be selected in asynchronous mode. The format is selected by settings in SMR.

SMR Settings				Serial Communication Format and Fram	e Length
CHR	PE	MP	STOP	_ 1 _ 2 _ 3 _ 4 _ 5 _ 6 _ 7 _ 8 _ 9	10 11 12
0	0	0	0	S 8-bit data	STOP
0	0	0	1	S 8-bit data	STOP STOP
0	1	0	0	S 8-bit data	P STOP
0	1	0	1	S 8-bit data	P STOP STOP
1	0	0	0	S 7-bit data STOP	_
1	0	0	1	S 7-bit data STOP	STOP
1	1	0	0	S 7-bit data P	STOP
1	1	0	1	S 7-bit data P	STOP STOP
0	_	1	0	S 8 bit data	MPB STOP
0	_	1	1	S 8 bit data	MPB STOP STOP
1	_	1	0	S 7-bit data MPB	STOP
1	_	1	1	S 7-bit data MPB	STOP STOP

Table 10-10	Serial Communication Formats (Asynchronous Mode)
-------------	--

Legend

S: Start bit STOP: Stop bit P: Parity bit MPB: Multiprocessor bit

Clock: An internal clock generated by the on-chip baud rate generator or an external clock input from the SCK pin can be selected as the SCI transmit/receive clock. The clock source is selected by the C/\overline{A} bit in SMR and bits CKE1 and CKE0 in SCR. See table 10-9.

When an external clock is input at the SCK pin, it must have a frequency equal to 16 times the desired bit rate.

When the SCI operates on an internal clock, it can output a clock signal at the SCK pin. The frequency of this output clock is equal to the bit rate. The phase is aligned as in figure 10-3 so that the rising edge of the clock occurs at the center of each transmit data bit.



Figure 10-3 Phase Relationship between Output Clock and Serial Data (Asynchronous Mode)

Transmitting and Receiving Data

SCI Initialization (Asynchronous Mode): Before transmitting or receiving, clear the TE and RE bits to 0 in SCR, then initialize the SCI as follows.

When changing the communication mode or format, always clear the TE and RE bits to 0 before following the procedure given below. Clearing TE to 0 sets the TDRE flag to 1 and initializes TSR. Clearing RE to 0, however, does not initialize the RDRF, PER, FER, and ORER flags and RDR, which retain their previous contents.

When an external clock is used, the clock should not be stopped during initialization or subsequent operation. SCI operation becomes unreliable if the clock is stopped.

Figure 10-4 is a sample flowchart for initializing the SCI.



- Select the clock source in SCR. Clear the RIE, TIE, TEIE, MPIE, TE, and RE bits to 0. If clock output is selected in asynchronous mode, clock output starts immediately after the setting is made in SCR.
- 2. Select the communication format in SMR.
- Write the value corresponding to the bit rate in BRR. This step is not necessary when an external clock is used.
- 4. Wait for at least the interval required to transmit or receive 1 bit, then set the TE or RE bit to 1 in SCR. Set the RIE, TIE, TEIE, and MPIE bits as necessary. Setting the TE or RE bit enables the SCI to use the TxD or RxD pin.

Figure 10-4 Sample Flowchart for SCI Initialization

Transmitting Serial Data (Asynchronous Mode): Figure 10-5 shows a sample flowchart for transmitting serial data and indicates the procedure to follow.



- 1. SCI initialization: the transmit data output function of the TxD pin is selected automatically.
- 2. SCI status check and transmit data write: read SSR, check that the TDRE flag is 1, then write transmit data in TDR and clear the TDRE flag to 0.
- 3. To continue transmitting serial data: after checking that the TDRE flag is 1, indicating that data can be written, write data in TDR, then clear the TDRE flag to 0.
- To output a break signal at the end of serial transmission: set the DDR bit to 1 and clear the DR bit to 0 (DDR and DR are I/O port registers), then clear the TE bit to 0 in SCR.

Figure 10-5 Sample Flowchart for Transmitting Serial Data

In transmitting serial data, the SCI operates as follows.

- The SCI monitors the TDRE flag in SSR. When the TDRE flag is cleared to 0 the SCI recognizes that TDR contains new data, and loads this data from TDR into TSR.
- After loading the data from TDR into TSR, the SCI sets the TDRE flag to 1 and starts transmitting. If the TIE bit is set to 1 in SCR, the SCI requests a transmit-data-empty interrupt (TXI) at this time.

Serial transmit data is transmitted in the following order from the TxD pin:

— Start bit:	One 0 bit is output.	
— Transmit data:	7 or 8 bits are output, LSB first.	
— Parity bit or multiprocessor bit:	One parity bit (even or odd parity) or one multiprocessor	
	bit is output. Formats in which neither a parity bit nor a	
	multiprocessor bit is output can also be selected.	
— Stop bit:	One or two 1 bits (stop bits) are output.	
— Mark state:	Output of 1 bits continues until the start bit of the next	
	transmit data.	

• The SCI checks the TDRE flag when it outputs the stop bit. If the TDRE flag is 0, the SCI loads new data from TDR into TSR, outputs the stop bit, then begins serial transmission of the next frame. If the TDRE flag is 1, the SCI sets the TEND flag to 1 in SSR, outputs the stop bit, then continues output of 1 bits in the mark state. If the TEIE bit is set to 1 in SCR, a transmit-end interrupt (TEI) is requested at this time.

Figure 10-6 shows an example of SCI transmit operation in asynchronous mode.



Figure 10-6 Example of SCI Transmit Operation in Asynchronous Mode (8-Bit Data with Parity and 1 Stop Bit)

Receiving Serial Data (Asynchronous Mode): Figure 10-7 shows a sample flowchart for receiving serial data and indicates the procedure to follow.







Figure 10-7 Sample Flowchart for Receiving Serial Data (2)

In receiving, the SCI operates as follows.

- The SCI monitors the receive data line. When it detects a start bit, the SCI synchronizes internally and starts receiving.
- Receive data is stored in RSR in order from LSB to MSB.
- The parity bit and stop bit are received.

After receiving, the SCI makes the following checks:

 Parity check: 	The number of 1s in the receive data must match the even or odd parity		
	setting of the O/\overline{E} bit in SMR.		
— Stop bit check:	The stop bit value must be 1. If there are two stop bits, only the first stop		
	bit is checked.		
 — Status check: 	The RDRF flag must be 0 so that receive data can be transferred from		
	RSR into RDR.		

If these checks all pass, the RDRF flag is set to 1 and the received data is stored in RDR. If one of the checks fails (receive error), the SCI operates as indicated in table 10-11.

Note: When a receive error occurs, further receiving is disabled. In receiving, the RDRF flag is not set to 1. Be sure to clear the error flags.

• When the RDRF flag is set to 1, if the RIE bit is set to 1 in SCR, a receive-data-full interrupt (RXI) is requested. If the ORER, PER, or FER flag is set to 1 and the RIE bit in SCR is also set to 1, a receive-error interrupt (ERI) is requested.

Receive Error	Abbreviation	Condition	Data Transfer
Overrun error	ORER	Receiving of next data ends while RDRF flag is still set to 1 in SSR	Receive data not transferred from RSR to RDR
Framing error	FER	Stop bit is 0	Receive data transferred from RSR to RDR
Parity error	PER	Parity of receive data differs from even/odd parity setting in SMR	Receive data transferred from RSR to RDR

Table 10-11 Receive Error Conditions



Figure 10-8 shows an example of SCI receive operation in asynchronous mode.

Figure 10-8 Example of SCI Receive Operation (8-Bit Data with Parity and One Stop Bit)

10.3.3 Multiprocessor Communication

The multiprocessor communication function enables several processors to share a single serial communication line. The processors communicate in asynchronous mode using a format with an additional multiprocessor bit (multiprocessor format).

In multiprocessor communication, each receiving processor is addressed by an ID. A serial communication cycle consists of an ID-sending cycle that identifies the receiving processor, and a data-sending cycle. The multiprocessor bit distinguishes ID-sending cycles from data-sending cycles.

The transmitting processor starts by sending the ID of the receiving processor with which it wants to communicate as data with the multiprocessor bit set to 1. Next the transmitting processor sends transmit data with the multiprocessor bit cleared to 0.

Receiving processors skip incoming data until they receive data with the multiprocessor bit set to 1. When they receive data with the multiprocessor bit set to 1, receiving processors compare the data with their IDs. The receiving processor with a matching ID continues to receive further incoming data. Processors with IDs not matching the received data skip further incoming data until they again receive data with the multiprocessor bit set to 1. Multiple processors can send and receive data in this way.

Figure 10-9 shows an example of communication among different processors using a multiprocessor format.

Communication Formats: Four formats are available. Parity-bit settings are ignored when a multiprocessor format is selected. For details see table 10-8.

Clock: See the description of asynchronous mode.



Figure 10-9 Example of Communication among Processors using Multiprocessor Format (Sending Data H'AA to Receiving Processor A)

Transmitting Multiprocessor Serial Data: Figure 10-10 shows a sample flowchart for transmitting multiprocessor serial data and indicates the procedure to follow.



- 1. SCI initialization: the transmit data output function of the TxD pin is selected automatically.
- 2. SCI status check and transmit data write: read SSR, check that the TDRE flag is 1, then write transmit data in TDR. Also set the MPBT flag to 0 or 1 in SSR. Finally, clear the TDRE flag to 0.
 - 3. To continue transmitting serial data: after checking that the TDRE flag is 1, indicating that data can be written, write data in TDR, then clear the TDRE flag to 0.
 - 4. To output a break signal at the end of serial transmission: set the DDR bit to 1 and clear the DR bit to 0 (DDR and DR are I/O port registers), then clear the TE bit to 0 in SCR.

Figure 10-10 Sample Flowchart for Transmitting Multiprocessor Serial Data

In transmitting serial data, the SCI operates as follows.

- The SCI monitors the TDRE flag in SSR. When the TDRE flag is cleared to 0 the SCI recognizes that TDR contains new data, and loads this data from TDR into TSR.
- After loading the data from TDR into TSR, the SCI sets the TDRE flag to 1 and starts transmitting. If the TIE bit in SCR is set to 1, the SCI requests a transmit-data-empty interrupt (TXI) at this time.

Serial transmit data is transmitted in the following order from the TxD pin:

- Start bit: One 0 bit is output.
- Transmit data: 7 or 8 bits are output, LSB first.
- Multiprocessor bit: One multiprocessor bit (MPBT value) is output.
- Stop bit: One or two 1 bits (stop bits) are output.
- Mark state: Output of 1 bits continues until the start bit of the next transmit data.
- The SCI checks the TDRE flag when it outputs the stop bit. If the TDRE flag is 0, the SCI loads data from TDR into TSR, outputs the stop bit, then begins serial transmission of the next frame. If the TDRE flag is 1, the SCI sets the TEND flag in SSR to 1, outputs the stop bit, then continues output of 1 bits in the mark state. If the TEIE bit is set to 1 in SCR, a transmit-end interrupt (TEI) is requested at this time.

Figure 10-11 shows an example of SCI transmit operation using a multiprocessor format.



Figure 10-11 Example of SCI Transmit Operation (8-Bit Data with Multiprocessor Bit and One Stop Bit)

Receiving Multiprocessor Serial Data: Figure 10-12 shows a sample flowchart for receiving multiprocessor serial data and indicates the procedure to follow.







Figure 10-12 Sample Flowchart for Receiving Multiprocessor Serial Data (2)



Figure 10-13 shows an example of SCI receive operation using a multiprocessor format.

Figure 10-13 Example of SCI Receive Operation (8-Bit Data with Multiprocessor Bit and One Stop Bit)

10.3.4 Synchronous Operation

In synchronous mode, the SCI transmits and receives data in synchronization with clock pulses. This mode is suitable for high-speed serial communication.

The SCI transmitter and receiver share the same clock but are otherwise independent, so full duplex communication is possible. The transmitter and receiver are also double buffered, so continuous transmitting or receiving is possible by reading or writing data while transmitting or receiving is in progress.





Figure 10-14 Data Format in Synchronous Communication

In synchronous serial communication, each data bit is placed on the communication line from one falling edge of the serial clock to the next. Data is guaranteed valid at the rise of the serial clock. In each character, the serial data bits are transmitted in order from LSB (first) to MSB (last). After output of the MSB, the communication line remains in the state of the MSB. In synchronous mode the SCI receives data by synchronizing with the rise of the serial clock.

Communication Format: The data length is fixed at 8 bits. No parity bit or multiprocessor bit can be added.

Clock: An internal clock generated by the on-chip baud rate generator or an external clock input from the SCK pin can be selected by clearing or setting the CKE1 bit in SCR. See table 10-9. When the SCI operates on an internal clock, it outputs the clock signal at the SCK pin. Eight clock pulses are output per transmitted or received character. When the SCI is not transmitting or receiving, the clock signal remains in the high state. When the SCI is only receiving, it receives in units of two characters, so it outputs 16 clock pulses. To receive in units of one character, an external clock source must be selected.

Transmitting and Receiving Data

SCI Initialization (Synchronous Mode): Before transmitting or receiving, clear the TE and RE bits to 0 in SCR, then initialize the SCI as follows.

When changing the communication mode or format, always clear the TE and RE bits to 0 before following the procedure given below. Clearing the TE bit to 0 sets the TDRE flag to 1 and initializes TSR. Clearing the RE bit to 0, however, does not initialize the RDRF, PER, FER, and ORE flags and RDR, which retain their previous contents.

Figure 10-15 is a sample flowchart for initializing the SCI.



Figure 10-15 Sample Flowchart for SCI Initialization

Transmitting Serial Data (Synchronous Mode): Figure 10-16 shows a sample flowchart for transmitting serial data and indicates the procedure to follow.



- 1. SCI initialization: the transmit data output function of the TxD pin is selected automatically.
- 2. SCI status check and transmit data write: read SSR, check that the TDRE flag is 1, then write transmit data in TDR and clear the TDRE flag to 0.
- 3. To continue transmitting serial data: after checking that the TDRE flag is 1, indicating that data can be written, write data in TDR, then clear the TDRE flag to 0.

Figure 10-16 Sample Flowchart for Serial Transmitting

In transmitting serial data, the SCI operates as follows.

- The SCI monitors the TDRE flag in SSR. When the TDRE flag is cleared to 0 the SCI recognizes that TDR contains new data, and loads this data from TDR into TSR.
- After loading the data from TDR into TSR, the SCI sets the TDRE flag to 1 and starts transmitting. If the TIE bit is set to 1 in SCR, the SCI requests a transmit-data-empty interrupt (TXI) at this time.

If clock output is selected, the SCI outputs eight serial clock pulses. If an external clock source is selected, the SCI outputs data in synchronization with the input clock. Data is output from the TxD pin in order from LSB (bit 0) to MSB (bit 7).

- The SCI checks the TDRE flag when it outputs the MSB (bit 7). If the TDRE flag is 0, the SCI loads data from TDR into TSR and begins serial transmission of the next frame. If the TDRE flag is 1, the SCI sets the TEND flag to 1 in SSR, and after transmitting the MSB, holds the TxD pin in the MSB state. If the TEIE bit in SCR is set to 1, a transmit-end interrupt (TEI) is requested at this time.
- After the end of serial transmission, the SCK pin is held in a constant state.
Figure 10-17 shows an example of SCI transmit operation.



Figure 10-17 Example of SCI Transmit Operation

Receiving Serial Data: Figure 10-18 shows a sample flowchart for receiving serial data and indicates the procedure to follow. When switching from asynchronous mode to synchronous mode, make sure that the ORER, PER, and FER flags are cleared to 0. If the FER or PER flag is set to 1 the RDRF flag will not be set and both transmitting and receiving will be disabled.



- 1. SCI initialization: the receive data function of the RxD pin is selected automatically.
- 2., 3. Receive error handling: if a receive error occurs, read the ORER flag in SSR, then after executing the necessary error handling, clear the ORER flag to 0. Neither transmitting nor receiving can resume while the ORER flag remains set to 1.
- 4. SCI status check and receive data read: read SSR, check that the RDRF flag is set to 1, then read receive data from RDR and clear the RDRF flag to 0. Notification that the RDRF flag has changed from 0 to 1 can also be given by the RXI interrupt.
- To continue receiving serial data: check the RDRF flag, read RDR, and clear the RDRF flag to 0 before the MSB (bit 7) of the current frame is received. If the DMAC is activated by a receive-data-full interrupt request (RXI) to read RDR, the RDRF flag is cleared automatically.

Figure 10-18 Sample Flowchart for Serial Receiving (1)



Figure 10-18 Sample Flowchart for Serial Receiving (2)

In receiving, the SCI operates as follows.

- The SCI synchronizes with serial clock input or output and initializes internally.
- Receive data is stored in RSR in order from LSB to MSB.

After receiving the data, the SCI checks that the RDRF flag is 0 so that receive data can be transferred from RSR to RDR. If this check passes, the RDRF flag is set to 1 and the received data is stored in RDR. If the check does not pass (receive error), the SCI operates as indicated in table 10-11.

• After setting the RDRF flag to 1, if the RIE bit is set to 1 in SCR, the SCI requests a receivedata-full interrupt (RXI). If the ORER flag is set to 1 and the RIE bit in SCR is also set to 1, the SCI requests a receive-error interrupt (ERI). Figure 10-19 shows an example of SCI receive operation.



Figure 10-19 Example of SCI Receive Operation

Transmitting and Receiving Serial Data Simultaneously (Synchronous Mode): Figure 10-20 shows a sample flowchart for transmitting and receiving serial data simultaneously and indicates the procedure to follow.



- SCI initialization: the transmit data output function of the TxD pin and receive data input function of the RxD pin are selected, enabling simultaneous transmitting and receiving.
- SCI status check and transmit data write: read SSR, check that the TDRE flag is 1, then write transmit data in TDR and clear the TDRE flag to 0. Notification that the TDRE flag has changed from 0 to 1 can also be given by the TXI interrupt.
- 3. Receive error handling: if a receive error occurs, read the ORER flag in SSR, then after executing the necessary error handling, clear the ORER flag to 0.

Neither transmitting nor receiving can resume while the ORER flag remains set to 1.

- 4. SCI status check and receive data read: read SSR, check that the RDRF flag is 1, then read receive data from RDR and clear the RDRF flag to 0. Notification that the RDRF flag has changed from 0 to 1 can also be given by the RXI interrupt.
- 5. To continue transmitting and receiving serial data: check the RDRF flag, read RDR, and clear the RDRF flag to 0 before the MSB (bit 7) of the current frame is received. Also check that the TDRE flag is (bit 7) of the current frame is received. Also check that the TDRE flag is set to 1, indicating that data can be written, write data in TDR, then clear the TDRE flag to 0 before the MSB (bit 7) of the current frame is transmitted.



10.4 SCI Interrupts

The SCI has four interrupt request sources: TEI (transmit-end interrupt), ERI (receive-error interrupt), RXI (receive-data-full interrupt), and TXI (transmit-data-empty interrupt). Table 10-12 lists the interrupt sources and indicates their priority. These interrupts can be enabled and disabled by the TIE, TEIE, and RIE bits in SCR. Each interrupt request is sent separately to the interrupt controller.

The TXI interrupt is requested when the TDRE flag is set to 1 in SSR. The TEI interrupt is requested when the TEND flag is set to 1 in SSR.

The RXI interrupt is requested when the RDRF flag is set to 1 in SSR. The ERI interrupt is requested when the ORER, PER, or FER flag is set to 1 in SSR.

Table 10-12 SCI Interrupt Sources

Interrupt	Description	Priority
ERI	Receive error (ORER, FER, or PER)	High
RXI	Receive data register full (RDRF)	^
ТХІ	Transmit data register empty (TDRE)	
TEI	Transmit end (TEND)	Low

10.5 Usage Notes

Note the following points when using the SCI.

TDR Write and TDRE Flag: The TDRE flag in SSR is a status flag indicating the loading of transmit data from TDR into TSR. The SCI sets the TDRE flag to 1 when it transfers data from TDR to TSR.

Data can be written into TDR regardless of the state of the TDRE flag. If new data is written in TDR when the TDRE flag is 0, the old data stored in TDR will be lost because this data has not yet been transferred to TSR. Before writing transmit data in TDR, be sure to check that the TDRE flag is set to 1.

Simultaneous Multiple Receive Errors: Table 10-13 indicates the state of SSR status flags when multiple receive errors occur simultaneously. When an overrun error occurs the RSR contents are not transferred to RDR, so receive data is lost.

	SSR Sta	tus Fla	gs	Receive Data Transfer	
RDRF	ORER	FER	PER	$RSR \rightarrow RDR$	Receive Errors
1	1	0	0	×	Overrun error
0	0	1	0	0	Framing error
0	0	0	1	0	Parity error
1	1	1	0	×	Overrun error + framing error
1	1	0	1	×	Overrun error + parity error
0	0	1	1	0	Framing error + parity error
1	1	1	1	×	Overrun error + framing error + parity error

Table 10-13 SSR Status Flags and Transfer of Receive Data

Notes: o: Receive data is transferred from RSR to RDR.

 $\times~$ Receive data is not transferred from RSR to RDR.

Break Detection and Processing: Break signals can be detected by reading the RxD pin directly when a framing error (FER) is detected. In the break state the input from the RxD pin consists of all 0s, so the FER flag is set and the parity error flag (PER) may also be set. In the break state the SCI receiver continues to operate, so if the FER flag is cleared to 0 it will be set to 1 again.

Sending a Break Signal: When the TE bit is cleared to 0 the TxD pin becomes an I/O port, the level and direction (input or output) of which are determined by DR and DDR bits. This feature can be used to send a break signal.

After the serial transmitter is initialized, the DR value substitutes for the mark state until the TE bit is set to 1 (the TxD pin function is not selected until the TE bit is set to 1). The DDR and DR bits should therefore both be set to 1 beforehand.

To send a break signal during serial transmission, clear the DR bit to 0, then clear the TE bit to 0. When the TE bit is cleared to 0 the transmitter is initialized, regardless of its current state, so the TxD pin becomes an output port outputting the value 0.

Receive Error Flags and Transmitter Operation (Synchronous Mode Only): When a receive error flag (ORER, PER, or FER) is set to 1 the SCI will not start transmitting, even if the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 when starting to transmit. Note that clearing the RE bit to 0 does not clear the receive error flags to 0.

Receive Data Sampling Timing in Asynchronous Mode and Receive Margin: In asynchronous mode the SCI operates on a base clock with 16 times the bit rate frequency. In receiving, the SCI synchronizes internally with the fall of the start bit, which it samples on the base clock. Receive data is latched at the rising edge of the eighth base clock pulse. See figure 10-21.



Figure 10-21 Receive Data Sampling Timing in Asynchronous Mode

The receive margin in asynchronous mode can therefore be expressed as in equation (1).

$$M = |(0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F)| \times 100\% \dots (1)$$

- M: Receive margin (%)
- N: Ratio of clock frequency to bit rate (N = 16)
- D: Clock duty cycle (D = 0 to 1.0)
- L: Frame length (L = 9 to 12)
- F: Absolute deviation of clock frequency

From equation (1), if F = 0 and D = 0.5 the receive margin is 46.875%, as given by equation (2).

D = 0.5, F = 0 $M = [0.5 - 1/(2 \times 16)] \times 100\%$ = 46.875%(2)

This is a theoretical value. A reasonable margin to allow in system designs is 20% to 30%.

Restrictions in Synchronous Mode: When an external clock source is used as the synchronous clock, the serial clock must be input after at least five system clocks $(5\emptyset)$ have elapsed after TDR has been updated. If the serial clock is input after only four system clocks have elapsed or less, an error may occur (see figure 10-22).



Figure 10-22 Example of Transmission Synchronous Mode

Section 11 A/D Converter

11.1 Overview

The H8/3001 includes a 10-bit successive-approximations A/D converter with a selection of up to four analog input channels.

11.1.1 Features

A/D converter features are listed below.

- 10-bit resolution
- Four input channels
- High-speed conversion

Conversion time: maximum 8.4 µs per channel (with 16 MHz system clock)

• Two conversion modes

Single mode: A/D conversion of one channel Scan mode: continuous conversion on one to four channels

• Four 16-bit data registers

A/D conversion results are transferred for storage into data registers corresponding to the channels.

- Sample-and-hold function
- A/D interrupt requested at end of conversion

At the end of A/D conversion, an A/D end interrupt (ADI) can be requested.

11.1.2 Block Diagram

Figure 11-1 shows a block diagram of the A/D converter.



Figure 11-1 A/D Converter Block Diagram

11.1.3 Input Pins

Table 11-1 summarizes the A/D converter's input pins. AV_{CC} and AV_{SS} are the power supply for the analog circuits in the A/D converter.

Table 11-1	A/D Converter P	ins
------------	-----------------	-----

Abbrevi-		
ation	I/O	Function
AV_{CC}	Input	Analog power supply
AV_{SS}	Input	Analog ground and reference voltage
AN ₀	Input	Analog inputs
AN ₁	Input	
AN ₂	Input	
AN ₃	Input	
	ationAV _{CC} AV _{SS} AN ₀ AN ₁ AN ₂	ationI/OAV _{CC} InputAV _{SS} InputAN ₀ InputAN ₁ InputAN ₂ Input

11.1.4 Register Configuration

Table 11-2 summarizes the A/D converter's registers.

Table 11-2 A/D Converter Registers

Address*1	Name	Abbreviation	R/W	Initial Value
H'FFE0	A/D data register A (high)	ADDRAH	R	H'00
H'FFE1	A/D data register A (low)	ADDRAL	R	H'00
H'FFE2	A/D data register B (high)	ADDRBH	R	H'00
H'FFE3	A/D data register B (low)	ADDRBL	R	H'00
H'FFE4	A/D data register C (high)	ADDRCH	R	H'00
H'FFE5	A/D data register C (low)	ADDRCL	R	H'00
H'FFE6	A/D data register D (high)	ADDRDH	R	H'00
H'FFE7	A/D data register D (low)	ADDRDL	R	H'00
H'FFE8	A/D control/status register	ADCSR	R/(W)*2	H'00
H'FFE9	A/D control register	ADCR	R/W	H'7E

Notes: 1. Lower 16 bits of the address

2. Only 0 can be written in bit 7, to clear the flag.

11.2 Register Descriptions

11.2.1 A/D Data Registers A to D (ADDRA to ADDRD)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDRn	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	—	—	—	—	—	_
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write (n = A to D)	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
	A/D conversion dataReserved bits10-bit data giving anA/D conversion result															

The four A/D data registers (ADDRA to ADDRD) are 16-bit read-only registers that store the results of A/D conversion.

An A/D conversion produces 10-bit data, which is transferred for storage into the A/D data register corresponding to the selected channel. The upper 8 bits of the result are stored in the upper byte of the A/D data register. The lower 2 bits are stored in the lower byte. Bits 5 to 0 of an A/D data register are reserved bits that always read 0. Table 11-3 indicates the pairings of analog input channels and A/D data registers.

The CPU can always read and write the A/D data registers. The upper byte can be read directly, but the lower byte is read through a temporary register (TEMP). For details see section 11.3, CPU Interface.

The A/D data registers are initialized to H'0000 by a reset and in standby mode.

Table 11-3	Analog Input Channels and A/D Data Registers
------------	--

Analog Input Channel	A/D Data Register
AN ₀	ADDRA
AN ₁	ADDRB
AN ₂	ADDRC
AN ₃	ADDRD

11.2.2 A/D Control/Status Register (ADCSR)



Note: * Only 0 can be written, to clear the flag.

ADCSR is an 8-bit readable/writable register that selects the mode and controls the A/D converter. ADCSR is initialized to H'00 by a reset and in standby mode.

Bit 7—A/D End Flag (ADF): Indicates the end of A/D conversion.

Bit 7 ADF	Description	
0	[Clearing condition] Cleared by reading ADF while ADF = 1, then writing 0 in ADF	(Initial value)
1	[Setting conditions] Single mode: A/D conversion ends Scan mode: A/D conversion ends in all selected channels	

Bit 6—A/D Interrupt Enable (ADIE): Enables or disables the interrupt (ADI) requested at the end of A/D conversion.

Bit 6

ADIE	Description	
0	A/D end interrupt request (ADI) is disabled	(Initial value)
1	A/D end interrupt request (ADI) is enabled	

Bit 5—A/D Start (ADST): Starts or stops A/D conversion. The ADST bit remains set to 1 during A/D conversion.

Bit 5

ADST	Description	
0	A/D conversion is stopped	(Initial value)
1	Single mode: A/D conversion starts; ADST is automatically cleared to 0 ends. Scan mode: A/D conversion starts and continues, cycling among the se until ADST is cleared to 0 by software, by a reset, or by a transition to st	lected channels,

Bit 4—Scan Mode (SCAN): Selects single mode or scan mode. For further information on operation in these modes, see section 11.4, Operation. Clear the ADST bit to 0 before switching the conversion mode.

Bit 4 SCAN	Description	
0	Single mode	(Initial value)
1	Scan mode	

Bit 3—Clock Select (CKS): Selects the A/D conversion time. Clear the ADST bit to 0 before switching the conversion time.

Bit 3 CKS	Description	
0	Conversion time = 266 states (maximum)	(Initial value)
1	Conversion time = 134 states (maximum)	

Bits 2 to 0—Channel Select 2 to 0 (CH2 to CH0): These bits and the SCAN bit select the analog input channels. Clear the ADST bit to 0 before changing the channel selection.

Group Selection	Cha	nnel Selection	D	escription
CH2	CH1	CH0	Single Mode	Scan Mode
0	0	0	AN ₀ (Initial value)	AN ₀
		1	AN ₁	AN ₀ , AN ₁
	1	0	AN ₂	AN ₀ to AN ₂
		1	AN ₃	AN ₀ to AN ₃
1		_	Illegal setting	Illegal setting

11.2.3 A/D Control Register (ADCR)



Enables or disables external triggering of A/D conversion

ADCR is an 8-bit readable/writable register that enables or disables external triggering of A/D conversion. ADCR is initialized to H'7F by a reset and in standby mode.

Bit 7—Trigger Enable (TRGE): Enables or disables external triggering of A/D conversion.

Bit 7 TRGE	Description	
0	A/D conversion cannot be externally triggered	(Initial value)
1	Illegal setting	

Bits 6 to 0—Reserved: Read-only bits, always read as 1.

11.3 CPU Interface

ADDRA to ADDRD are 16-bit registers, but they are connected to the CPU by an 8-bit data bus. Therefore, although the upper byte can be be accessed directly by the CPU, the lower byte is read through an 8-bit temporary register (TEMP).

An A/D data register is read as follows. When the upper byte is read, the upper-byte value is transferred directly to the CPU and the lower-byte value is transferred into TEMP. Next, when the lower byte is read, the TEMP contents are transferred to the CPU.

When reading an A/D data register, always read the upper byte before the lower byte. It is possible to read only the upper byte, but if only the lower byte is read, incorrect data may be obtained.

Figure 11-2 shows the data flow for access to an A/D data register.



Figure 11-2 A/D Data Register Access Operation (Reading H'AA40)

11.4 Operation

The A/D converter operates by successive approximations with 10-bit resolution. It has two operating modes: single mode and scan mode.

11.4.1 Single Mode (SCAN = 0)

Single mode should be selected when only one A/D conversion on one channel is required. A/D conversion starts when the ADST bit is set to 1 by software. The ADST bit remains set to 1 during A/D conversion and is automatically cleared to 0 when conversion ends.

When conversion ends the ADF bit is set to 1. If the ADIE bit is also set to 1, an ADI interrupt is requested at this time. To clear the ADF flag to 0, first read ADCSR, then write 0 in ADF.

When the mode or analog input channel must be switched during analog conversion, to prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. After making the necessary changes, set the ADST bit to 1 to start A/D conversion again. The ADST bit can be set at the same time as the mode or channel is changed.

Typical operations when channel 1 (AN_1) is selected in single mode are described next. Figure 11-3 shows a timing diagram for this example.

- Single mode is selected (SCAN = 0), input channel AN₁ is selected (CH2 = CH1 = 0, CH0 = 1), the A/D interrupt is enabled (ADIE = 1), and A/D conversion is started (ADST = 1).
- 2. When A/D conversion is completed, the result is transferred into ADDRB. At the same time the ADF flag is set to 1, the ADST bit is cleared to 0, and the A/D converter becomes idle.
- 3. Since ADF = 1 and ADIE = 1, an ADI interrupt is requested.
- 4. The A/D interrupt handling routine starts.
- 5. The routine reads ADCSR, then writes 0 in the ADF flag.
- 6. The routine reads and processes the conversion result (ADDRB).
- 7. Execution of the A/D interrupt handling routine ends. After that, if the ADST bit is set to 1, A/D conversion starts again and steps 2 to 7 are repeated.



Figure 11-3 Example of A/D Converter Operation (Single Mode, Channel 1 Selected)

11.4.2 Scan Mode (SCAN = 1)

Scan mode is useful for monitoring analog inputs in a group of one or more channels. When the ADST bit is set to 1 by software, A/D conversion starts on the first channel (AN_0) . When two or more channels are selected, after conversion of the first channel ends, conversion of the second channel (AN_1) starts immediately. A/D conversion continues cyclically on the selected channels until the ADST bit is cleared to 0. The conversion results are transferred for storage into the A/D data registers corresponding to the channels.

When the mode or analog input channel selection must be changed during analog conversion, to prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. After making the necessary changes, set the ADST bit to 1. A/D conversion will start again from the first channel in the group. The ADST bit can be set at the same time as the mode or channel selection is changed.

Typical operations when three channels $(AN_0 \text{ to } AN_2)$ are selected in scan mode are described next. Figure 11-4 shows a timing diagram for this example.

- 1. Scan mode is selected (SCAN = 1), analog input channels AN_0 to AN_2 are selected (CH2 = 0, CH1 = 1, CH0 = 0), and A/D conversion is started (ADST = 1).
- 2. When A/D conversion of the first channel (AN_0) is completed, the result is transferred into ADDRA. Next, conversion of the second channel (AN_1) starts automatically.
- 3. Conversion proceeds in the same way through the third channel (AN_2) .
- 4. When conversion of all selected channels $(AN_0 \text{ to } AN_2)$ is completed, the ADF flag is set to 1 and conversion of the first channel (AN_0) starts again. If the ADIE bit is set to 1, an ADI interrupt is requested at this time.
- 5. Steps 2 to 4 are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops. After that, if the ADST bit is set to 1, A/D conversion starts again from the first channel (AN_0).



11.4.3 Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog input at a time t_D after the ADST bit is set to 1, then starts conversion. Figure 11-5 shows the A/D conversion timing. Table 11-4 indicates the A/D conversion time.

As indicated in figure 11-5, the A/D conversion time includes t_D and the input sampling time. The length of t_D varies depending on the timing of the write access to ADCSR. The total conversion time therefore varies within the ranges indicated in table 11-4.

In scan mode, the values given in table 11-4 apply to the first conversion. In the second and subsequent conversions the conversion time is fixed at 256 states when CKS = 0 or 128 states when CKS = 1.



Figure 11-5 A/D Conversion Timing

Table 11-4	A/D	Conversion	Time	(Single Mod	e)
-------------------	-----	------------	------	-------------	----

		CKS = 0			CKS = 1		
	Symbol	Min	Тур	Max	Min	Тур	Max
Synchronization delay	t _D	10		17	6	_	9
Input sampling time	t _{SPL}		80		—	40	_
A/D conversion time	t _{CONV}	259		266	131		134

Note: Values in the table are numbers of states.

11.5 Interrupts

The A/D converter generates an interrupt (ADI) at the end of A/D conversion. The ADI interrupt request can be enabled or disabled by the ADIE bit in ADCSR.

11.6 Usage Notes

When using the A/D converter, note the following points:

Analog Input Voltage Range: During A/D conversion, the voltages input to the analog input pins AN_n should be in the range $AV_{SS} \le AN_n \le AV_{CC}$. (n = 0 to 3)

 AV_{CC} and AV_{SS} Input Voltages: AV_{SS} should have the following value: $AV_{SS} = V_{SS}$. If the A/D converter is not used, set $AV_{CC} = V_{CC}$ and $AV_{SS} = V_{SS}$.

Section 12 RAM

12.1 Overview

The H8/3001 has 512 bytes of on-chip static RAM. The RAM is connected to the CPU by a 16-bit data bus. The CPU accesses both byte data and word data in two states, making the RAM suitable for rapid data transfer.

The on-chip RAM is assigned to addresses H'FFD10 to H'FFF0F in modes 1 and 2, and addresses H'FFFD10 to H'FFFF0F in modes 3 and 4. The RAM enable bit (RAME) in the system control register (SYSCR) can enable or disable the on-chip RAM.

12.1.1 Block Diagram

Figure 12-1 shows a block diagram of the on-chip RAM.



Figure 12-1 RAM Block Diagram

12.1.2 Register Configuration

The on-chip RAM is controlled by the system control register (SYSCR). Table 12-1 gives the address and initial value of SYSCR.

Table 12-1 RAM Control Register

Address*	Name	Abbreviation	R/W	Initial Value
H'FFF2	System control register	SYSCR	R/W	H'0B

Note: * Lower 16 bits of the address

Bit 7 6 5 4 3 2 1 0 SSBY STS1 STS2 STS0 UE NMIEG RAME Initial value 0 0 0 0 1 0 1 1 Read/Write R/W R/W R/W R/W R/W R/W R/W **RAM enable bit** Enables or disables on-chip RAM **Reserved bit** NMI edge select User bit enable Standby timer select 2 to 0 Software standby

12.2 System Control Register (SYSCR)

One function of SYSCR is to enable or disable access to the on-chip RAM. The on-chip RAM is enabled or disabled by the RAME bit in SYSCR. For details about the other bits, see section 3.3, System Control Register.

Bit 0—RAM Enable (RAME): Enables or disables the on-chip RAM. The RAME bit is initialized at the rising edge of the input at the \overline{RES} pin. It is not initialized in software standby mode.

Bit 0 RAME	Description	
0	On-chip RAM is disabled	
1	On-chip RAM is enabled	(Initial value)

12.3 Operation

When the RAME bit is set to 1, accesses to addresses H'FFD10 to H'FFF0F in modes 1 and 2, and to addresses H'FFFD10 to H'FFFF0F in modes 3 and 4, are directed to the on-chip RAM. When the RAME bit is cleared to 0, the off-chip address space is accessed.

Since the on-chip RAM is connected to the CPU by an internal 16-bit data bus, it can be written and read by word access. It can also be written and read by byte access. Byte data is accessed in two states using the upper 8 bits of the data bus. Word data starting at an even address is accessed in two states using all 16 bits of the data bus.

Section 13 Clock Pulse Generator

13.1 Overview

The H8/3001 has a built-in clock pulse generator (CPG) that generates the system clock (ϕ) and other internal clock signals ($\phi/2$ to $\phi/4096$).

The clock pulse generator consists of an oscillator circuit, a duty adjustment circuit, and the prescalers.

13.1.1 Block Diagram

Figure 13-1 shows block diagrams of the clock pulse generator.



Figure 13-1 Block Diagram of Clock Pulse Generator

13.2 Oscillator Circuit

Clock pulses can be supplied by connecting a crystal resonator, or by input of an external clock signal.

13.2.1 Connecting a Crystal Resonator

Circuit Configuration: A crystal resonator can be connected as in the example in figure 13-2. The damping resistance Rd should be selected according to table 13-1. An AT-cut parallel-resonance crystal should be used.



Figure 13-2 Connection of Crystal Resonator (Example)

Table 13-1 Damping Resistance Value

Frequency (MHz)	2	4	8	10	12	14
Rd (Ω)	1 k	500	200	0	0	0

Crystal Resonator: Figure 13-3 shows an equivalent circuit of the crystal resonator. The crystal resonator should have the characteristics listed in table 13-2.



Figure 13-3 Crystal Resonator Equivalent Circuit

Table 13-2 Crystal Resonator Parameters

Frequency (MHz)	2	4	8	10	12	16
Rs max (Ω)	500	120	80	70	60	50
Co (pF)			7 pF	max		

Use a crystal resonator with a frequency equal to the system clock frequency (ϕ).

Notes on Board Design: When a crystal resonator is connected, the following points should be noted:

Other signal lines should be routed away from the oscillator circuit to prevent induction from interfering with correct oscillation. See figure 13-4.

When the board is designed, the crystal resonator and its load capacitors should be placed as close as possible to the XTAL and EXTAL pins.



Figure 13-4 Example of Incorrect Board Design

13.2.2 External Clock Input

Circuit Configuration: An external clock signal can be input as shown in the examples in figure 13-5. In example b, the clock should be held high in standby mode.

If the XTAL pin is left open, the stray capacitance should be 10 pF.



Figure 13-5 External Clock Input (Examples)

External Clock

The external clock frequency should be equal to the system clock frequency (ϕ). Table 13-3 and figure 13-6 indicate the clock timing.

		V _{CC} =	V _{CC} = 2.7 to 5.5 V		V _{CC} = 5.0 V ± 10%			
Item	Symbol	Min	Max	Min	Max	Unit	Test Cond	itions
External clock rise time	t _{EXr}	_	10	_	5	ns	Figure 13-6	6
External clock fall time	t _{EXf}	_	10	_	5	ns	-	
External clock	_	30	70	30	70	%	$\emptyset \ge 5 \text{ MHz}$	0
input duty cycle (a/t _{cyc})		40	60	40	60	%	ø < 5 MHz	13-6
ø clock duty cycle (b/t _{cyc})	_	40	60	40	60	%		

Table 13-3 Clock Timing



Figure 13-6 External Clock Input Timing

13.3 Duty Adjustment Circuit

When the oscillator frequency is 5 MHz or higher, the duty adjustment circuit adjusts the duty cycle of the clock signal from the oscillator to generate a system clock (ø).

13.4 Prescalers

The prescalers divide the system clock (ϕ) to generate internal clocks (ϕ /2 to ϕ /4096).

Section 14 Power-Down State

14.1 Overview

The H8/3001 has a power-down state that greatly reduces power consumption by halting CPU functions. The power-down state includes the following three modes:

- Sleep mode
- Software standby mode
- Hardware standby mode

Table 14-1 indicates the methods of entering and exiting these power-down modes and the status of the CPU and on-chip supporting modules in each mode.

Mode	State										
	Entering Conditions	Clock	CPU	CPU Registers	Supporting Functions	RAM	I/O Ports	Exiting Conditions			
Sleep mode	SLEEP instruc- tion executed while SSBY = 0 in SYSCR	Active	Halted	Held	Active	Held	Held	InterruptRESSTBY			
Software standby mode	SLEEP instruc- tion executed while SSBY = 1 in SYSCR	Halted	Halted	Held	Halted and reset	Held	Held	• NMI • $\overline{IRQ_0}$ and $\overline{IRQ_1}$ • RES • STBY			
Hardware standby mode	Low input at STBY pin	Halted	Halted	Undeter- mined	Halted and reset	Held*	High impedance	• STBY • RES			

Table 14-1 Power-Down State

Notes: * The RAME bit must be cleared to 0 in SYSCR before the transition from the program execution state to hardware standby mode.

Legend

SYSCR: System control register

SSBY: Software standby bit
14.2 Register Configuration

The H8/3001's system control register (SYSCR) controls the power-down state. Table 14-2 summarizes this register.

Table 14-2Control Register

Address*	Name	Abbreviation	R/W	Initial Value
H'FFF2	System control register	SYSCR	R/W	H'0B
	and Chita of the address			

Note: * Lower 16 bits of the address.

14.2.1 System Control Register (SYSCR)



SYSCR is an 8-bit readable/writable register. Bit 7 (SSBY) and bits 6 to 4 (STS2 to STS0) control the power-down state. For information on the other SYSCR bits, see section 3.3, System Control Register.

Bit 7—Software Standby (SSBY): Enables transition to software standby mode. When software standby mode is exited by an external interrupt, this bit remains set to 1 after the return to normal operation. To clear this bit, write 0.

Bit 7 SSBY	Description	
0	SLEEP instruction causes transition to sleep mode	(Initial value)
1	SLEEP instruction causes transition to software standby mode	

Bits 6 to 4—Standby Timer Select (STS2 to STS0): These bits select the length of time the CPU and on-chip supporting modules wait for the clock to settle when software standby mode is exited by an external interrupt. If the clock is generated by a crystal resonator, set these bits according to the clock frequency so that the waiting time will be at least 8 ms. See table 14-3. If an external clock is used, any setting is permitted.

Bit 6 STS2	Bit 5 STS1	Bit 4 STS0	Description	
0	0	0	Waiting time = 8192 states	(Initial value)
		1	Waiting time = 16384 states	
	1	0	Waiting time = 32768 states	
		1	Waiting time = 65536 states	
1	0	_	Waiting time = 131072 states	
	1	_	Illegal setting	

14.3 Sleep Mode

14.3.1 Transition to Sleep Mode

When the SSBY bit is cleared to 0 in the system control register (SYSCR), execution of the SLEEP instruction causes a transition from the program execution state to sleep mode. Immediately after executing the SLEEP instruction the CPU halts, but the contents of its internal registers are retained. On-chip supporting modules do not halt in sleep mode.

14.3.2 Exit from Sleep Mode

Sleep mode is exited by an interrupt, or by input at the $\overline{\text{RES}}$ or $\overline{\text{STBY}}$ pin.

Exit by Interrupt: An interrupt terminates sleep mode and causes a transition to the interrupt exception handling state. Sleep mode is not exited by an interrupt source in an on-chip supporting module if the interrupt is disabled in the on-chip supporting module. Sleep mode is not exited by an interrupt (except for an NMI interrupt) if it is masked by IPR and bits I and UI in CCR.

Exit by $\overline{\text{RES}}$ Input: Low input at the $\overline{\text{RES}}$ pin exits from sleep mode to the reset state.

Exit by STBY Input: Low input at the **STBY** pin exits from sleep mode to hardware standby mode.

14.4 Software Standby Mode

14.4.1 Transition to Software Standby Mode

To enter software standby mode, execute the SLEEP instruction while the SSBY bit is set to 1 in SYSCR.

In software standby mode, current dissipation is reduced to an extremely low level because the CPU, clock, and on-chip supporting modules all halt. The on-chip supporting modules are reset. As long as the specified voltage is supplied, however, CPU register contents and on-chip RAM data are retained. The settings of the I/O ports are also held.

14.4.2 Exit from Software Standby Mode

Software standby mode can be exited by input of an external interrupt at the NMI, $\overline{IRQ_0}$, or $\overline{IRQ_1}$ pin, or by input at the \overline{RES} or \overline{STBY} pin.

Exit by Interrupt: When an NMI, IRQ_0 , or IRQ_1 , interrupt request signal is received, the clock oscillator begins operating. After the oscillator settling time selected by bits STS2 to STS0 in SYSCR, stable clock signals are supplied to the entire H8/3001 chip, software standby mode ends, and interrupt exception handling begins. Software standby mode is not exited if the interrupt enable bits of interrupts IRQ_0 and IRQ_1 are cleared to 0, or if these interrupts are masked by IPR and bits I and UI in CCR.

Exit by \overline{\text{RES}} Input: When the $\overline{\text{RES}}$ input goes low, the clock oscillator starts and clock pulses are supplied immediately to the entire H8/3001 chip. The $\overline{\text{RES}}$ signal must be held low long enough for the clock oscillator to stabilize. When $\overline{\text{RES}}$ goes high, the CPU starts reset exception handling.

Exit by **STBY** Input: Low input at the **STBY** pin causes a transition to hardware standby mode.

14.4.3 Selection of Waiting Time for Exit from Software Standby Mode

Bits STS2 to STS0 in SYSCR should be set as follows.

Crystal Resonator: Set STS2 to STS0 so that the waiting time (for the clock to stabilize) is at least 8 ms. Table 14-3 indicates the waiting times that are selected by STS2 to STS0 settings at various system clock frequencies.

External Clock: Any value may be set.

Table 14-3 Clock Frequency and Waiting Time for Clock to Settle

STS2	STS1	STS0	Waiting Time	16 MHZ	12 MHz	10 MHz	8 MHz	6 MHz	4 MHz	2 MHz	Unit
0	0	0	8192 states	0.51	0.65	0.8	1.0	1.3	2.0	4.1	ms
0	0	1	16384 states	1.0	1.3	1.6	2.0	2.7	4.1 [8.2	
0	1	0	32768 states	2.0	2.7	3.3	4.1	5.5	8.2	16.4	
0	1	1	65536 states	4.1	5.5	6.6	8.2	10.9	16.4	32.8	
1	0	_	131072 [states	8.2	10.9	13.1	16.4	21.8	32.8	65.5	
1	1	_	Illegal set	ting							
	: Rec	omme	nded settin	g							

14.4.4 Sample Application of Software Standby Mode

Figure 14-1 shows an example in which software standby mode is entered at the fall of NMI and exited at the rise of NMI.

With the NMI edge select bit (NMIEG) cleared to 0 in SYSCR (selecting the falling edge), an NMI interrupt occurs. Next the NMIEG bit is set to 1 (selecting the rising edge) and the SSBY bit is set to 1; then the SLEEP instruction is executed to enter software standby mode.

Software standby mode is exited at the next rising edge of the NMI signal .



Figure 14-1 NMI Timing for Software Standby Mode (Example)

14.4.5 Note

The I/O ports retain their existing states in software standby mode. If a port is in the high output state, its output current is not reduced.

14.5 Hardware Standby Mode

14.5.1 Transition to Hardware Standby Mode

Regardless of its current state, the chip enters hardware standby mode whenever the STBY pin goes low. Hardware standby mode reduces power consumption drastically by halting all functions of the CPU and on-chip supporting modules. All modules are reset except the on-chip RAM. As long as the specified voltage is supplied, on-chip RAM data is retained*. I/O ports are placed in the high-impedance state.

The inputs at the mode pins (MD2 to MD0) should not be changed during hardware standby mode.

Note: * Clear the RAME bit to 0 in SYSCR before STBY goes low to retain on-chip RAM data.

14.5.2 Exit from Hardware Standby Mode

Hardware standby mode is exited by inputs at the $\overline{\text{STBY}}$ and $\overline{\text{RES}}$ pins. While $\overline{\text{RES}}$ is low, when $\overline{\text{STBY}}$ goes high, the clock oscillator starts running. $\overline{\text{RES}}$ should be held low long enough for the clock oscillator to settle. When $\overline{\text{RES}}$ goes high, reset exception handling begins, followed by a transition to the program execution state.

14.5.3 Timing for Hardware Standby Mode

Figure 14-2 shows the timing relationships for hardware standby mode. To enter hardware standby mode, first drive $\overline{\text{RES}}$ low, then drive $\overline{\text{STBY}}$ low. To exit hardware standby mode, first drive $\overline{\text{STBY}}$ high, wait for the clock to settle, then bring $\overline{\text{RES}}$ from low to high.



Figure 14-2 Hardware Standby Mode Timing

Section 15 Electrical Characteristics

15.1 Absolute Maximum Ratings

Table 15-1 lists the absolute maximum ratings.

Table 15-1 Absolute Maximum Ratings

Item	Symbol	Value	Unit
Power supply voltage	V _{CC}	–0.3 to +7.0	V
Input voltage (except port 7)	V _{IN}	–0.3 to V_{CC} +0.3	V
Input voltage (port 7)	V _{IN}	–0.3 to AV _{CC} +0.3	V
Analog power supply voltage	AV _{CC}	–0.3 to +7.0	V
Analog input voltage	V _{AN}	–0.3 to AV _{CC} +0.3	V
Operating temperature	T _{opr}	Regular specifications: -20 to +75	°C
		Wide-range specifications: -40 to +85	°C
Storage temperature	T _{stg}	–55 to +125	°C

Caution: Permanent damage to the chip may result if absolute maximum ratings are exceeded.

15.2 Electrical Characteristics

15.2.1 DC Characteristics

Table 15-2 lists the DC characteristics. Table 15-3 lists the permissible output currents.

Table 15-2 DC Characteristics

Conditions: $V_{CC} = 5.0 V \pm 10\%$, $AV_{CC} = 5.0 V \pm 10\%$, $V_{SS} = AV_{SS} = 0 V^*$, $T_a = -20^{\circ}C$ to $+75^{\circ}C$ (regular specifications), $T_a = -40^{\circ}C$ to $+85^{\circ}C$ (wide-range specifications)

ltem		Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt	Ports 8, A, B	V _T -	1.0	_	_	V	
trigger input voltages		V _T +	_	_	$V_{CC} imes 0.7$	V	
vollageo		$V_{T}^{+} - V_{T}^{-}$	0.4	_	_	V	-
Input high voltage	RES, STBY, NMI, MD ₂ to MD ₀	V _{IH}	V _{CC} – 0.7	_	V _{CC} + 0.3	V	_
	EXTAL	_	$V_{CC} imes 0.7$	—	V _{CC} + 0.3	V	_
	Port 7	_	2.0	—	AV _{CC} + 0.3	B V	
	Ports 4, 6, 9, D ₁₅ to D ₈		2.0	—	V _{CC} + 0.3	V	-
Input low voltage	$\overline{\text{RES}}$, $\overline{\text{STBY}}$, MD ₂ to MD ₀	V _{IL}	-0.3	—	0.5	V	
	NMI, EXTAL, ports 4, 6, 7, 9, D ₁₅ to D ₈	-	-0.3	_	0.8	V	-
Output high	All output pins	V _{OH}	V _{CC} – 0.5	_	_	V	I _{OH} = -200 μA
voltage			3.5	_	_	V	$I_{OH} = -1 \text{ mA}$
Output low	All output pins	V _{OL}	—	—	0.4	V	I _{OL} = 1.6 mA
voltage	Port B, A ₁₉ to A ₀		—	—	1.0	V	I _{OL} = 10 mA

Note: * If the A/D converter is not used, do not leave the AV_{CC} and AV_{SS} pins open. Connect AV_{CC} to V_{CC}, and connect AV_{SS} to V_{SS}.

Conditions: $V_{CC} = 5.0 V \pm 10\%$, $AV_{CC} = 5.0 V \pm 10\%$, $V_{SS} = AV_{SS} = 0 V^{*1}$, $T_a = -20^{\circ}C$ to $+75^{\circ}C$ (regular specifications), $T_a = -40^{\circ}C$ to $+85^{\circ}C$ (wide-range specifications)

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	$\frac{1}{2} \overline{\text{STBY}}$, NMI, RES, MD ₂ to MD ₀	I _{IN}	_	_	1.0	μA	$V_{IN} = 0.5$ to $V_{CC} - 0.5$ V
	Port 7	_	_	—	1.0	μA	$V_{IN} = 0.5 \text{ to}$ AV _{CC} - 0.5 V
Three-state leakage current (off state)	Ports 4, 6, 8, 9, A, B, A ₁₉ to A ₀ , D ₁₅ to D ₈	I _{TS1}	—	_	1.0	μA	$V_{IN} = 0.5$ to $V_{CC} - 0.5$ V
Input pull-up current	Port 4	-I _P	50		300	μA	V _{IN} = 0 V
Input	NMI	C _{IN}			50	pF	$V_{IN} = 0 V$
capacitance	All input pins except NMI		_	_	15		f = 1 MHz $T_a = 25°C$
Current dissipation*2	Normal operation	I _{CC}	_	45	60	mA	f = 16 MHz
	Sleep mode	-	_	32	45	mA	f = 16 MHz
	Standby	_	_	0.01	5.0	μA	$T_a \le 50^{\circ}C$
	mode ^{*3}		_		20.0	μA	50°C < T _a
Analog power supply current	During A/D conversion	AI _{CC}	_	1.5	2.6	mA	
	Idle	_	_	0.02	10.0	μA	
RAM standby	voltage	V _{RAM}	2.0			V	

Notes: 1. If the A/D converter is not used, do not leave the AV_{CC} and AV_{SS} pins open. Connect AV_{CC} to V_{CC}, and connect AV_{SS} to V_{SS}.

2. Current dissipation values are for $V_{IHmin} = V_{CC} - 0.5$ V and $V_{ILmax} = 0.5$ V with all output pins unloaded and the on-chip pull-up transistors in the off state.

3. The values are for V_{RAM} \leq V_{CC} < 4.5 V, V_{IHmin} = V_{CC} \times 0.9, and V_{ILmax} = 0.3 V.

Conditions: $V_{CC} = 2.7 \text{ V}$ to 5.5 V, $AV_{CC} = 2.7 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0 \text{ V}^*$,
$T_a = -20^{\circ}C$ to $+75^{\circ}C$ (regular specifications),
$T_a = -40^{\circ}C$ to $+85^{\circ}C$ (wide-range specifications)

ltem		Symbol	Min	Тур	Мах	Unit	Test Conditions
Schmitt	Ports 8, A, B	V _T -	$V_{CC} imes 0.2$	_	_	V	_
trigger input voltages		V _T +	_		$V_{CC} \times 0.7$	V	_
		$V_T^+ - V_T^-$	$V_{CC} imes 0.07$	·		V	
Input high voltage	$\begin{tabular}{l} \hline RES, \overline{STBY}, $$NMI, MD_2 to $$MD_0$ \end{tabular}$	V _{IH}	$V_{CC} imes 0.9$	_	V _{CC} + 0.3	V	
	EXTAL	_	$V_{CC} \times 0.7$		V _{CC} + 0.3	V	
	Port 7	_	$V_{CC} \times 0.7$	_	AV _{CC} + 0.3	3 V	_
_	Ports 4, 6, 9, D ₁₅ to D ₈	_	$V_{CC} \times 0.7$	—	V _{CC} + 0.3	V	
Input low voltage	$\overline{\text{RES}}, \overline{\text{STBY}}, \\ \text{MD}_2 \text{ to } \text{MD}_0$	V _{IL}	-0.3	—	$V_{CC} imes 0.1$	V	
	NMI, EXTAL, ports 4, 6, 7, 9, D ₁₅ to D ₈	,	-0.3	_	$V_{\text{CC}} \times 0.2$	V	V _{CC} < 4.0 V
					0.8	V	V _{CC} = 4.0 to 5.5 V
Output high	All output pins	V _{OH}	$V_{CC} - 0.5$	_	—	V	I _{OH} = -200 μA
voltage			V _{CC} – 1.0	—	—	V	$I_{OH} = -1 \text{ mA}$
Output low voltage	All output pins	V _{OL}	_	_	0.4	V	I _{OL} = 1.6 mA
	Port B, A_{19} to A_0				1.0	V	$\label{eq:V_CC} \begin{array}{l} V_{CC} \leq 4 \ V \\ I_{OL} = 5 \ mA, \\ 4 \ V < V_{CC} \leq 5.5 \ V \\ I_{OL} = 10 \ mA \end{array}$

Note: * If the A/D converter is not used, do not leave the AV_{CC} and AV_{SS} pins open. Connect AV_{CC} to V_{CC}, and connect AV_{SS} to V_{SS}.

Conditions: $V_{CC} = 2.7 \text{ V}$ to 5.5 V, $AV_{CC} = 2.7 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0 \text{ V}^{*1}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	$\frac{\overline{\text{STBY}}, \text{NMI},}{\text{RES},}$ $\text{MD}_2 \text{ to } \text{MD}_0$	I _{IN}	_	_	1.0	μA	$V_{IN} = 0.5$ to $V_{CC} - 0.5$ V
	Port 7	_	_	—	1.0	μA	$V_{IN} = 0.5$ to AV _{CC} - 0.5 V
Three-state leakage current (off state)	Ports 4, 5, 6, 8, 9, A, B, A ₁₉ to A ₀ , D ₁₅ to D ₈	I _{TS1}		—	1.0	μA	V_{IN} = 0.5 to V_{CC} – 0.5 V
Input pull-up current	Port 4	-I _P	10	—	300	μA	V _{CC} = 2.7 V to 5.5 V, V _{IN} = 0 V
Input	NMI	C _{IN}	_	—	50	pF	V _{IN} = 0 V
capacitance	All input pins except NMI		_	—	15		f = 1 MHz $T_a = 25°C$
Current dissipation*2	Normal operation	I _{CC} *4	—	12 (3.0 V)	33.8 (5.5 V)	mA	f = 8 MHz
	Sleep mode	_	_	8 (3.0 V)	25.0 (5.5 V)	mA	f = 8 MHz
	Standby			0.01	5.0	μA	T _a ≤ 50°C
	mode*3		_	_	20.0	μA	50°C < T _a
Analog	During A/D	Al _{CC}		1.2	2.4	mA	AV _{CC} = 3.0 V
power supply	conversion	_		1.5	_	mA	$AV_{CC} = 5.0 V$
current	Idle		_	0.02	10.0	μΑ	
RAM standby	voltage	V _{RAM}	2.0	_	_	V	

Notes: 1. If the A/D converter is not used, do not leave the AV_{CC} and AV_{SS} pins open. Connect AV_{CC} to V_{CC}, and connect AV_{SS} to V_{SS}.

- 2. Current dissipation values are for $V_{IHmin} = V_{CC} 0.5$ V and $V_{ILmax} = 0.5$ V with all output pins unloaded and the on-chip pull-up transistors in the off state.
- 3. The values are for $V_{RAM} \leq V_{CC}$ < 2.7 V, V_{IHmin} = $V_{CC} \times$ 0.9, and V_{ILmax} = 0.3 V.
- 4. I_{CC} depends on V_{CC} and f as follows: I_{CCmax} = 3.0 (mA) + 0.7 (mA/MHz · V) × V_{CC} × f [normal mode] I_{CCmax} = 3.0 (mA) + 0.5 (mA/MHz · V) × V_{CC} × f [sleep mode]

Conditions: $V_{CC} = 3.0 \text{ V}$ to 5.5 V, $AV_{CC} = 3.0 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0 \text{ V}^*$,
$T_a = -20^{\circ}C$ to $+75^{\circ}C$ (regular specifications),
$T_a = -40^{\circ}C$ to $+85^{\circ}C$ (wide-range specifications)

Item		Symbol	Min	Тур	Мах	Unit	Test Conditions
Schmitt	Ports 8, A, B	V _T -	$V_{CC} imes 0.2$	_	_	V	
trigger input voltages		V _T +	_	_	$V_{CC} \times 0.7$	V	_
		$V_{T}^{+} - V_{T}^{-}$	$V_{CC} imes 0.07$	—	—	V	
Input high voltage	$\frac{\text{RES, STBY,}}{\text{NMI, MD}_2 \text{ to}}$	V _{IH}	V _{CC} × 0.9	—	V _{CC} + 0.3	V	
	EXTAL	_	$V_{CC} imes 0.7$	—	V _{CC} + 0.3	V	_
	Port 7	_	$V_{CC} \times 0.7$	_	$AV_{CC} + 0.3$	V	_
	Ports 4, 6, 9, D ₁₅ to D ₈	_	$V_{CC} \times 0.7$	—	V _{CC} + 0.3	V	
Input low voltage	$\overline{\text{RES}}, \overline{\text{STBY}}, \\ \text{MD}_2 \text{ to } \text{MD}_0$	V _{IL}	-0.3	_	$V_{CC} imes 0.1$	V	
	NMI, EXTAL, ports 4, 6, 7, 9, D ₁₅ to D ₈		-0.3	_	$V_{CC} \times 0.2$	V	$V_{CC} < 4.0 V$
		,			0.8	V	V _{CC} = 4.0 to 5.5 V
Output high	All output pins	V _{OH}	$V_{CC} - 0.5$	—	—	V	$I_{OH} = -200 \ \mu A$
voltage			V _{CC} – 1.0	_	—	V	$I_{OH} = -1 \text{ mA}$
Output low voltage	All output pins	V _{OL}	_	_	0.4	V	I _{OL} = 1.6 mA
	Port B, A_{19} to A_0		_	_	1.0	V	$\label{eq:local_states} \begin{array}{l} V_{CC} \leq 4 \ V \\ I_{OL} = 5 \ mA \\ 4 \ V < V_{CC} \leq 5.5 \\ I_{OL} = 10 \ mA \end{array}$

Note: * If the A/D converter is not used, do not leave the AV_{CC} and AV_{SS} pins open. Connect AV_{CC} to V_{CC}, and connect AV_{SS} to V_{SS}.

Conditions: $V_{CC} = 3.0 \text{ V}$ to 5.5 V, $AV_{CC} = 3.0 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0 \text{ V}^{*1}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	$\begin{array}{l} \overline{\text{STBY}}, \text{NMI}, \\ \overline{\text{RES}}, \\ \text{MD}_2 \text{ to } \text{MD}_0 \end{array}$	I _{IN}	_	_	1.0	μA	$V_{IN} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
	Port 7		_	_	1.0	μA	$V_{IN} = 0.5$ to AV _{CC} - 0.5 V
Three-state leakage current (off state)	Ports 4, 6, 8 to B, A_{19} to A_0 , D_{15} to D_8	I _{TS1}	—	—	1.0	μA	$V_{\rm IN}$ = 0.5 to $V_{\rm CC}$ – 0.5 V
Input pull-up current	Port 4	–I _P	10	_	300	μΑ	V _{CC} = 3.0 V to 5.5 V, V _{IN} = 0 V
Input	NMI	C _{IN}		_	50	pF	$V_{IN} = 0 V$
capacitance	All input pins except NMI		—	_	15		f = 1 MHz $T_a = 25°C$
Current dissipation*2	Normal operation	I _{CC} *4	_	15 (3.0 V)	41.5 (5.5 V)	mA	f = 10 MHz
	Sleep mode	_	_	10 (3.0 V)	30.5 (5.5 V)	mA	f = 10 MHz
	Standby	_		0.01	5.0	μA	$T_a \le 50^{\circ}C$
	mode ^{*3}				20.0	μA	50°C < T _a
Analog	During A/D	AI _{CC}		1.2	2.4	mA	AV _{CC} = 3.0 V
power supply	conversion			1.5		mA	$AV_{CC} = 5.0 V$
current	Idle			0.02	10.0	μΑ	
RAM standby	voltage	V _{RAM}	2.0	_		V	

Notes: 1. If the A/D converter is not used, do not leave the AV_{CC} and AV_{SS} pins open. Connect AV_{CC} to V_{CC}, and connect AV_{SS} to V_{SS}.

- 2. Current dissipation values are for $V_{IHmin} = V_{CC} 0.5$ V and $V_{ILmax} = 0.5$ V with all output pins unloaded and the on-chip pull-up transistors in the off state.
- 3. The values are for V_{RAM} \leq V_{CC} < 2.7 V, V_{IHmin} = V_{CC} \times 0.9, and V_{ILmax} = 0.3 V.
- 4. I_{CC} depends on V_{CC} and f as follows: I_{CCmax} = 3.0 (mA) + 0.7 (mA/MHz · V) × V_{CC} × f [normal mode] I_{CCmax} = 3.0 (mA) + 0.5 (mA/MHz · V) × V_{CC} × f [sleep mode]

Table 15-3 Permissible Output Currents

Conditions: $V_{CC} = 2.7 \text{ V}$ to 5.5 V, $AV_{CC} = 2.7 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Item		Symbol	Min	Тур	Мах	Unit
Permissible output	Ports 5 and B, A_{19} to A_0	I _{OL}	_	—	10	mA
low current (per pin)	Other output pins	_	_		2.0	mA
Permissible output low current (total)	Total of 24 pins including port B and A_{19} to A_0	ΣI_{OL}	—	_	80	mA
	Total of all output pins, including the above	_	_	_	120	mA
Permissible output high current (per pin)	All output pins	I _{OH}	—	_	2.0	mA
Permissible output high current (total)	Total of all output pins	ΣΙ _{ΟΗ}	—	_	40	mA

Notes: 1. To protect chip reliability, do not exceed the output current values in table 15-3.

2. When driving a darlington pair or LED, always insert a current-limiting resistor in the output line, as shown in figures 15-1 and 15-2.



Figure 15-1 Darlington Pair Drive Circuit (Example)



Figure 15-2 LED Drive Circuit (Example)

15.2.2 AC Characteristics

Bus timing parameters are listed in table 15-4. Control signal timing parameters are listed in table 15-5. Refresh controller bus timing parameters are listed in table 15-6. Timing parameters of the on-chip supporting modules are listed in table 15-7.

Table 15-4Bus Timing (1)

Condition A:	$V_{CC} = 2.7 \text{ V}$ to 5.5 V, $AV_{CC} = 2.7 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0 \text{ V}$,
	$\phi = 2$ MHz to 8 MHz, $T_a = -20^{\circ}$ C to $+75^{\circ}$ C (regular specifications),
	$T_a = -40^{\circ}C$ to $+85^{\circ}C$ (wide-range specifications)

Condition B:	$V_{CC} = 3.0 \text{ V}$ to 5.5 V, $AV_{CC} = 3.0 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0 \text{ V}$,
	$\phi = 2$ MHz to 10 MHz, $T_a = -20^{\circ}$ C to $+75^{\circ}$ C (regular specifications),
	$T_a = -40^{\circ}C$ to $+85^{\circ}C$ (wide-range specifications)

Condition C:
$$V_{CC} = 5.0 V \pm 10\%$$
, $AV_{CC} = 5.0 V \pm 10\%$, $V_{SS} = AV_{SS} = 0 V$,
 $\phi = 2 \text{ MHz to 16 MHz}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications),
 $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

		Condition A		Con	dition B	Con	dition C		
		8	MHz	10	MHz	16	MHz	-	Test
Item	Symbol	Min	Max	Min	Мах	Min	Max	Unit	Conditions
Clock cycle time	t _{CYC}	125	500	100	500	62.5	500	ns	Figure 15-4,
Clock low pulse width	t _{CL}	40	—	30	_	20	—	-	Figure 15-5
Clock high pulse width	t _{CH}	40	—	30	—	20	—	_	
Clock rise time	t _{CR}	—	20	—	15	_	10	-	
Clock fall time	t _{CF}	—	20	—	15	—	10		
Address delay time	t _{AD}	_	60	_	50	_	30	_	
Address hold time	t _{AH}	25	—	20	—	10	—	-	
Address strobe delay time	t _{ASD}	_	60	_	40	_	30	-	
Write strobe delay time	t _{WSD}	_	60	_	50	—	30	-	
Strobe delay time	t _{SD}	_	60	_	50	_	30	_	
Write data strobe pulse width 1	t _{WSW1} *	85	—	60	—	35	—		
Write data strobe pulse width 2	t _{WSW2} *	150	—	110	—	65	—	_	
Address setup time 1	t _{AS1}	20	_	15	_	10	_	_	
Address setup time 2	t _{AS2}	80	—	65	—	40	—	-	
Read data setup time	t _{RDS}	50	_	35	_	20	_	_	
Read data hold time	t _{RDH}	0		0		0	_		

Table 15-4Bus Timing (cont)

Condition A: $V_{CC} = 2.7 \text{ V}$ to 5.5 V, $AV_{CC} = 2.7 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0 \text{ V}$, $\phi = 2 \text{ MHz}$ to 8 MHz, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Condition B: $V_{CC} = 3.0 \text{ V}$ to 5.5 V, $AV_{CC} = 3.0 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0 \text{ V}$, $\phi = 2 \text{ MHz}$ to 10 MHz, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Condition C: $V_{CC} = 5.0 V \pm 10\%$, $AV_{CC} = 5.0 V \pm 10\%$, $V_{SS} = AV_{SS} = 0 V$, $\phi = 2 \text{ MHz to 16 MHz}$, $T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ (wide-range specifications)

		Condition A		Con	dition B	Con	dition C			
		8	MHz	1() MHz		6 MHz	-	Test	
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions	
Write data delay time	t _{WDD}	_	75	_	75	_	60	ns	Figure 15-4,	
Write data setup time 1	t _{WDS1}	60	_	40	_	15	_	_	Figure 15-5	
Write data setup time 2	t _{WDS2}	5	_	-10	_	-5	_	-		
Write data hold time	t _{WDH}	25	_	20	_	20	_	-		
Read data access time 1	t _{ACC1} *	—	110	_	100	_	55	_		
Read data access time 2	t _{ACC2} *	_	230	_	200	_	115	_		
Read data access time 3	t _{ACC3} *	—	55	_	50	_	25	_		
Read data access time 4	t _{ACC4} *	_	160	_	150	_	85	_		
Precharge time	t _{PCH} *	85	_	60	_	40	_	-		
Wait setup time	t _{WTS}	40	_	40	_	25	_	ns	Figure 15-6	
Wait hold time	t _{WTH}	10	—	10	_	5	_	_		
Bus request setup ime	t _{BRQS}	40	_	40		40	_	ns	Figure 15-9	
Bus acknowledge delay time 1	t _{BACD1}	—	60	_	50	—	30	_		
Bus acknowledge delay time 2	t _{BACD2}	—	60	—	50	—	30	_		
Bus-floating time	t _{BZD}	_	70	_	70	_	40	-		
Note is on payt page										

Note is on next page.

Note: In condition A, the times below depend as indicated on the clock cycle time.

$t_{ACC1} = 1.5 \times t_{cyc} - 78$ (ns)	$t_{WSW1} = 1.0 \times t_{cvc} - 40$ (ns)
$t_{ACC2} = 2.5 \times t_{cvc} - 83$ (ns)	$t_{WSW2} = 1.5 \times t_{cyc} - 38$ (ns)
$t_{ACC3} = 1.0 \times t_{cvc} - 70$ (ns)	$t_{PCH} = 1.0 \times t_{cyc} - 40$ (ns)
$t_{ACC4} = 2.0 \times t_{cvc} - 90$ (ns)	

In condition C, the times below depend as indicated on the clock cycle time.

- $\begin{array}{l} t_{ACC1} = 1.5 \times t_{cyc} 39 \; (ns) \\ t_{ACC2} = 2.5 \times t_{cyc} 41 \; (ns) \\ t_{ACC3} = 1.0 \times t_{cyc} 38 \; (ns) \\ t_{ACC4} = 2.0 \times t_{cyc} 40 \; (ns) \end{array}$
- $$\begin{split} t_{WSW1} &= 1.0 \times t_{cyc} 28 \; (\text{ns}) \\ t_{WSW2} &= 1.5 \times t_{cyc} 28 \; (\text{ns}) \\ t_{PCH} &= 1.0 \times t_{cyc} 23 \; (\text{ns}) \end{split}$$

Table 15-5 Control Signal Timing

Condition A: $V_{CC} = 2.7 \text{ V}$ to 5.5 V, $AV_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $\phi = 2 \text{ MHz}$ to 8 MHz, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Condition B: $V_{CC} = 3.0 \text{ V}$ to 5.5 V, $AV_{CC} = 3.0 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0 \text{ V}$, $\phi = 2 \text{ MHz}$ to 10 MHz, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Condition C: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $AV_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $\phi = 2 \text{ MHz}$ to 16 MHz, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

		Condition A		Condition B		Condition C			
		8 1	٨Hz	10 1	ИHz	16	MHz		Test
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
RES setup time	t _{RESS}	200	_	200	_	200	_	ns	Figure 15-7
RES pulse width	t _{RESW}	10	—	10	—	10	_	t _{CYC}	-
NMI setup time (NMI, IRQ ₄ , IRQ ₁ , IRQ ₀)	t _{NMIS}	200	—	200	—	150	_	ns	Figure 15-8
NMI hold time (NMI, IRQ ₁ , IRQ ₀)	t _{NMIH}	10	_	10	_	10	_		
Interrupt pulse width (NMI, \overline{IRQ}_2 to \overline{IRQ}_0 when exiting software standby mode)	t _{NMIW}	200	—	200	_	200	_		
Clock oscillator settling time at reset (crystal)	t _{OSC1}	20	_	20	_	20	_	ms	Figure 15-10
Clock oscillator settling time in software standby (crystal)	t _{OSC2}	8	_	8	_	8	_	ms	Figure 14-1

Table 15-6 Timing of On-Chip Supporting Modules

Condition A: $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, \text{ AV}_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, \text{ V}_{SS} = \text{AV}_{SS} = 0 \text{ V},$ $\phi = 2 \text{ MHz to } 8 \text{ MHz}, \text{ T}_{a} = -20^{\circ}\text{C to } +75^{\circ}\text{C} \text{ (regular specifications)},$ $\text{T}_{a} = -40^{\circ}\text{C to } +85^{\circ}\text{C} \text{ (wide-range specifications)}$

Condition B: $V_{CC} = 3.0 \text{ V}$ to 5.5 V, $AV_{CC} = 3.0 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0 \text{ V}$, $\phi = 2 \text{ MHz}$ to 10 MHz, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Condition C: $V_{CC} = 5.0 V \pm 10\%$, $AV_{CC} = 5.0 V \pm 10\%$, $V_{SS} = AV_{SS} = 0 V$, $\phi = 2 \text{ MHz to 16 MHz}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

				Condition A		Cond	Condition B		dition C		
				8	MHz	10	MHz	16 MHz		-	Test
ltem			Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
ITU	Timer delay	output time	t _{TOCD}	_	100	_	100	_	100	ns	Figure 15-12
	Timer setup		t _{TICS}	50	_	50	_	50	—	-	
	Timer clock input setup time		t _{TCKS}	50	_	50	_	50	—	-	Figure 15-13
	Timer clock	Single edge	t _{TCKWH}	1.5	_	1.5	_	1.5	—	t _{CYC}	-
	pulse width	Both edges	t _{TCKWL}	2.5	_	2.5	_	2.5	—	-	
SCI	Input clock	Asyn- chronous	t _{SCYC}	4	_	4	_	4	—	-	Figure 15-14
	cycle	Syn- chronous	t _{SCYC}	6	_	6	—	6	_	-	
	Input of time	Input clock rise time		_	1.5	_	1.5	_	1.5	-	
	Input of time	Input clock fall time		_	1.5	_	1.5	_	1.5	-	
	Input of pulse		t _{SCKW}	0.4	0.6	0.4	0.6	0.4	0.6	t _{SCYC}	-

Table 15-7 Timing of On-Chip Supporting Modules (cont)

Condition A: $V_{CC} = 2.7 \text{ V}$ to 5.5 V, $AV_{CC} = 2.7 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0 \text{ V}$, $\phi = 2 \text{ MHz}$ to 8 MHz, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Condition B: $V_{CC} = 3.0 \text{ V}$ to 5.5 V, $AV_{CC} = 3.0 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0 \text{ V}$, $\phi = 2 \text{ MHz}$ to 10 MHz, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Condition C: $V_{CC} = 5.0 V \pm 10\%$, $AV_{CC} = 5.0 V \pm 10\%$, $V_{SS} = AV_{SS} = 0 V$, $\phi = 2 \text{ MHz to 16 MHz}$, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

				Cond	Condition A		Condition B		Condition C			
				8 MHz		10 MHz		16 MHz			Test	
ltem			Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions	
SCI	Transmit data o time	delay	t _{TXD}	—	100	_	100	—	100	ns	Figure 15-15	
	Receive data setup time (synchronous)		t _{RXS}	100	_	100	_	100	—	-		
	Receive data hold time (synchronous)	Clock input	t _{RXH}	100	_	100	_	100	—	-		
		Clock output	t _{RXH}	0	_	0	_	0	—	-		
Ports and TPC	Output data de time	Output data delay time		—	100	_	100	—	100	ns	Figure 15-11	
	•	Input data setup time (synchronous)		50	_	50	_	50	—	-		
	•	Input data hold time (synchronous)		50	—	50	—	50	_	-		





15.2.3 A/D Conversion Characteristics

Table 15-8 lists the A/D conversion characteristics.

Table 15-8 A/D Converter Characteristics

Condition A:	$V_{CC} = 2.7$ V to 5.5 V, $AV_{CC} = 2.7$ V to 5.5 V, $V_{SS} = AV_{SS} = 0$ V,
	$\phi = 2$ MHz to 8 MHz, $T_a = -20^{\circ}$ C to $+75^{\circ}$ C (regular specifications),
	$T_a = -40^{\circ}C$ to $+85^{\circ}C$ (wide-range specifications)

- Condition B: $V_{CC} = 3.0 \text{ V}$ to 5.5 V, $AV_{CC} = 3.0 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0 \text{ V}$, $\phi = 2 \text{ MHz}$ to 10 MHz, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)
- Condition C: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $AV_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $\phi = 2 \text{ MHz}$ to 16 MHz, $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ (regular specifications), $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

	Condition A 8 MHz				Condition B 10 MHz			Condition C 16 MHz			
Item	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	
Resolution	10	10	10	10	10	10	10	10	10	bits	
Conversion time	_	_	16.8	_	_	13.4	_	_	8.4	μs	
Analog input capacitance	_	—	20	—	—	20	—	—	20	pF	
Permissible signal-	_	_	10*1	_	_	10*1	_	_	10*4	kΩ	
source impedance	_	_	5*2	_	_	5* ³	_	_	5* ⁵	—	
Nonlinearity error	_	_	±6.0	_	_	±6.0	_	_	±3.0	LSB	
Offset error	_	_	±4.0	_	_	±4.0	_	_	±2.0	LSB	
Full-scale error	_	_	±4.0	_	_	±4.0	_	_	±2.0	LSB	
Quantization error	_	_	±0.5	—	—	±0.5	_	—	±0.5	LSB	
Absolute accuracy	_	_	±8.0	_	_	±8.0	_	_	±4.0	LSB	

Notes: 1. The value is for $4.0 \le AV_{CC} \le 5.5$.

2. The value is for $2.7 \le AV_{CC} < 4.0$.

3. The value is for $3.0 \le AV_{CC} < 4.0$.

4. The value is for $\phi \leq 12$ MHz.

5. The value is for ø > 12 MHz.

15.3 Operational Timing

This section shows timing diagrams.

15.3.1 Bus Timing

Bus timing is shown as follows:

• Basic bus cycle: two-state access

Figure 15-4 shows the timing of the external two-state access cycle.

• Basic bus cycle: three-state access

Figure 15-5 shows the timing of the external three-state access cycle.

• Basic bus cycle: three-state access with one wait state

Figure 15-6 shows the timing of the external three-state access cycle with one wait state inserted.



Figure 15-4 Basic Bus Cycle: Two-State Access



Figure 15-5 Basic Bus Cycle: Three-State Access



Figure 15-6 Basic Bus Cycle: Three-State Access with One Wait State

15.3.2 Control Signal Timing

Control signal timing is shown as follows:

• Reset input timing

Figure 15-7 shows the reset input timing.

• Interrupt input timing

Figure 15-8 shows the input timing for NMI and $\overline{IRQ_4}$, $\overline{IRQ_1}$, and $\overline{IRQ_0}$.

• Bus-release mode timing

Figure 15-9 shows the bus-release mode timing.



Figure 15-7 Reset Input Timing



Figure 15-8 Interrupt Input Timing



Figure 15-9 Bus-Release Mode Timing

15.3.3 Clock Timing

Clock timing is shown as follows:

• Oscillator settling timing

Figure 15-10 shows the oscillator settling timing.



Figure 15-10 Oscillator Settling Timing

15.3.4 TPC and I/O Port Timing

TPC and I/O port timing is shown as follows.



Figure 15-11 TPC and I/O Port Input/Output Timing

15.3.5 ITU Timing

ITU timing is shown as follows:

• ITU input/output timing

Figure 15-12 shows the ITU input/output timing.

• ITU external clock input timing

Figure 15-13 shows the ITU external clock input timing.



Figure 15-12 ITU Input/Output Timing



Figure 15-13 ITU Clock Input Timing

15.3.6 SCI Input/Output Timing

SCI timing is shown as follows:

• SCI input clock timing

Figure 15-14 shows the SCI input clock timing.

• SCI input/output timing (synchronous mode)

Figure 15-15 shows the SCI input/output timing in synchronous mode.



Figure 15-14 SCK Input Clock Timing



Figure 15-15 SCI Input/Output Timing in Synchronous Mode

Appendix A Instruction Set

A.1 Instruction List

Operand Notation

Symbol	Description
Rd	General destination register
Rs	General source register
Rn	General register
ERd	General destination register (address register or 32-bit register)
ERs	General source register (address register or 32-bit register)
ERn	General register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
PC	Program counter
SP	Stack pointer
CCR	Condition code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
disp	Displacement
\rightarrow	Transfer from the operand on the left to the operand on the right, or transition from the state on the left to the state on the right
+	Addition of the operands on both sides
-	Subtraction of the operand on the right from the operand on the left
×	Multiplication of the operands on both sides
÷	Division of the operand on the left by the operand on the right
^	Logical AND of the operands on both sides
V	Logical OR of the operands on both sides
\oplus	Exclusive logical OR of the operands on both sides
¬	NOT (logical complement)
(), <>	Contents of operand

Note: General registers include 8-bit registers (R0H to R7H and R0L to R7L) and 16-bit registers (R0 to R7 and E0 to E7).

Condition Code Notation

Symbol	Description
\$	Changed according to execution result
*	Undetermined (no guaranteed value)
0	Cleared to 0
1	Set to 1
_	Not affected by execution of the instruction
Δ	Varies depending on conditions, described in notes

Table A-1Instruction Set

1. Data transfer instructions

						-		le ar (by)							No. State			
				d, ERn)	@-ERn/@ERn+	3	d, PC)	@aa	Implied	Condition Code				9	Normal	Advanced				
Mnemonic	Operand Size	Operation	XX#	R	8	@(d,	8	@aa	@(d,	0	Ĭ	I	н	Ν	z	v	С	Ň	Noi Ad	
MOV.B #xx:8, Rd	В	#xx:8 → Rd8	2									—	—	\$	\$	0	—	2		
MOV.B Rs, Rd	В	$Rs8 \rightarrow Rd8$		2								_	_	\$	\$	0	-	2		
MOV.B @ERs, Rd	В	$@ERs \rightarrow Rd8$			2							_	_	\$	\$	0	_	4		
MOV.B @(d:16, ERs), Rd	В	$@(d:16, ERs) \rightarrow Rd8$				4						—	-	\$	\$	0	_	6	i	
MOV.B @(d:24, ERs), Rd	В	@(d:24, ERs) → Rd8				8						—	—	\$	\$	0		1()	
MOV.B @ERs+, Rd	В	@ERs → RD8 ERs32+1 → ERs32					2					—	_	\$	\$	0	_	6		
MOV.B @aa:8, Rd	в	@aa:8 \rightarrow Rd8						2				_	_	\$	¢	0	-	4		
MOV.B @aa:16, Rd	в	@aa:16 \rightarrow Rd8						4				_	_	\$	\$	0	-	6		
MOV.B @aa:24, Rd	В	$@aa:24 \rightarrow Rd8 \\$						6				—	—	\$	\$	0	_	8		
MOV.B Rs, @ERd	в	$Rs8 \rightarrow @ERd$			2							_	_	\$	¢	0	-	4		
MOV.B Rs, @(d:16, ERd)	В	$Rs8 \to @(d:16, ERd)$				4						_	_	\$	\$	0	_	6	i	
MOV.B Rs, @(d:24, ERd)	В	$Rs8 \to @(d:24,ERd)$				8						_	_	\$	\$	0	_	1(D	
MOV.B Rs, @ERd	В	$\begin{array}{l} ERd32-1 \rightarrow ERd32 \\ Rs8 \rightarrow @ERd \end{array}$					2					_	_	\$	\$	0	_	6	i	
MOV.B Rs, @aa:8	в	$Rs8 \rightarrow @aa:8$						2				—	—	\$	\$	0	—	4		
MOV.B Rs, @aa:16	в	$Rs8 \rightarrow @aa:16$						4				—	—	\$	\$	0	—	6	i	
MOV.B Rs, @aa:24	в	$Rs8 \rightarrow @aa:24$						6				_	—	\$	\$	0	_	8		
MOV.W #xx:16, Rd	w	#xx:16 → Rd16	4									—	—	\$	\$	0	—	4		
MOV.W Rs, Rd	w	$Rs16 \rightarrow Rd16$		2								_	—	\$	\$	0	—	2		
MOV.W @ERs, Rd	W	$@ERs \to Rd16$			2							_	_	\$	\$	0	_	4		
MOV.W @(d:16, ERs), Rd	W	@(d:16, ERs) → Rd16				4								\$	\$	0	_	6		
MOV.W @(d:24, ERs), Rd	W	@(d:24, ERs) → Rd16				8						—	_	\$	\$	0	_	10		
MOV.W @ERs+, Rd	W	$@ERs \rightarrow Rd16$ ERs32+2 $\rightarrow @ERd$					2					_	_	\$	\$	0	_	6		
MOV.W @aa:16, Rd	W	@aa:16 \rightarrow Rd16						4				_	_	\$	\$	0	-	6		

 Table A-1
 Instruction Set (cont)

									le ai (by)							No. State	
					@ERn	ERn)	@-ERn/@ERn+		@(d, PC)		Implied	(Condition Code				Normal	Advanced	
Mnemonic	Operand Size	Operation	XX#	Ł	8	@(d,	8	@ aa	0	0	<u>n</u>	I	н	Ν	z	v	С	Nor	Adv
MOV.W @aa:24, Rd	w	@aa:24 \rightarrow Rd16						6				—	_	\$	\$	0	_	ε	3
MOV.W Rs, @ERd	w	$Rs16 \rightarrow @ERd$			2							—	-	\$	\$	0	-	4	
MOV.W Rs, @(d:16, ERd)	W	$Rs16 \to @(d:16,ERd)$				4						_	_	\$	¢	0	-	6	6
MOV.W Rs, @(d:24, ERd)	W	$Rs16 \to @(d:24,ERd)$				8						—	-	¢	\$	0	-	10	
MOV.W Rs, @-ERd	W	$\begin{array}{c} ERd32-2 \rightarrow ERd32 \\ Rs16 \rightarrow @ERd \end{array}$					2					_	_	\$	\$	0	_	6	
MOV.W Rs, @aa:16	w	Rs16 → @aa:16						4				_	—	\$	\$	0	-	6	6
MOV.W Rs, @aa:24	w	Rs16 → @aa:24						6				_	-	\$	\$	0	-	ε	3
MOV.L #xx:32, Rd	L	$\#xx:32 \rightarrow Rd32$	6									—	—	\$	\$	0	-	10	
MOV.L ERs, ERd	L	ERs32 ightarrow ERd32		2								—	_	\$	\$	0	-	2	
MOV.L @ERs, ERd	L	@ERs \rightarrow ERd32			4							—	—	\$	\$	0	-	8	
MOV.L @(d:16, ERs), ERd	L	@(d:16, ERs) → ERd32				6						_	_	\$	\$	0	-	10	
MOV.L @(d:24, ERs), ERd	L	@(d:24, ERs) → ERd32				10						_	-	\$	\$	0	-	14	
MOV.L @ERs+, ERd	L	@ERs → ERd32 ERs32+4 → ERs32					4					_	-	\$	\$	0	-	1	0
MOV.L @aa:16, ERd	L	@aa:16 \rightarrow ERd32						6				_	_	\$	\$	0	-	1	0
MOV.L @aa:24, ERd	L	@aa:24 → ERd32						8				_	-	\$	\$	0	-	1	2
MOV.L ERs, @ERd	L	$ERs32 \rightarrow @ERd$			4							—	—	\$	\$	0	-	ε	3
MOV.L ERs, @(d:16, ERd)	L	$ERs32 \rightarrow @(d:16, ERd)$				6						_	_	\$	\$	0	_	10	
MOV.L ERs, @(d:24, ERd)	L	$ERs32 \rightarrow @(d:24, ERd)$				10						_	_	\$	\$	0	_	1	4
MOV.L ERs, @-ERd	L	$ERd32-4 \rightarrow ERd32$ $ERs32 \rightarrow @ERd$					4					—	-	\$	\$	0	-	10	
MOV.L ERs, @aa:16	L	$ERs32 \rightarrow @aa:16$						6				_	_	\$	\$	0	-	1	0
MOV.L ERs, @aa:24	L	$ERs32 \rightarrow @aa:24$						8				_	_	\$	\$	0	-	1:	2
POP.W Rn	w										2	—	-	\$	\$	0	-	6	6
POP.L ERn	L	$\begin{array}{l} @SP \to ERn32 \\ SP+4 \to SP \end{array}$									4	—	-	\$	\$	0	-	1	0
Table A-1
 Instruction Set (cont)

						essi tion)							No. State		
	Operand Size				ERn	d, ERn)	@-ERn/@ERn+	a	d, PC)	@ aa	Implied		Con	ditio	on C	ode	9	Normal	Advanced	
Mnemonic	ð	Operation	XX#	R	8	@(d,	9	@ aa	@(d,	0	Ē	I	н	Ν	z	v	С	No	Ad	
PUSH.W Rn	w	$\begin{array}{l} SP-2 \rightarrow SP \\ Rn16 \rightarrow @SP \end{array}$									2	2 — — ↓ ↓ 0						6	5	
PUSH.L ERn	L	$\begin{array}{l} SP-4 \to SP \\ ERn32 \to @SP \end{array}$									4	↓ ↓ 0						1	0	
MOVFPE @aa:16, Rd	В	Cannot be used in the H8/3001						4				С	Cannot be used in the H8/3001							
MOVTPE Rs, @aa:16	В	Cannot be used in the H8/3001						4				Cannot be used in the H8/3001							001	

2. Arithmetic instructions

						essi tion	•)							No. State	
	Operand Size		xx#	-	@ ERn	(d, ERn)	-ERn/@ERn+	@ aa	@ (d, PC)	@aa	Implied			ditio				Normal	Advanced
Mnemonic	ō	Operation	-	Rn	0	0	0	8	0	0	-	I	н	N	z	۷	С	ž	Ă
ADD.B #xx:8, Rd	В	$Rd8+#xx:8 \rightarrow Rd8$	2									-	\$	\$	\$	\$	\$	2	2
ADD.B Rs, Rd	В	$Rd8+Rs8 \rightarrow Rd8$		2								-	\$	\$	\$	\$	\$	2	2
ADD.W #xx:16, Rd	w	$Rd16+#xx:16 \rightarrow Rd16$	4									-	1	\$	\$	\$	\$	4	Ļ
ADD.W Rs, Rd	w	$Rd16+Rs16 \rightarrow Rd16$		2								_	1	\$	\$	\$	\$	2	2
ADD.L #xx:32, ERd	L	ERd32+#xx:32 → ERd32	6									_	2	\$	\$	\$	\$	6	;
ADD.L ERs, ERd	L	ERd32+ERs32 → ERd32		2								_	2	\$	\$	\$	\$	2	2
ADDX.B #xx:8, Rd	В	$Rd8+#xx:8 + C \rightarrow Rd8$	2									_	\$	\$	3	\$	\$	2	2
ADDX.B Rs, Rd	в	$Rd8+Rs8 + C \rightarrow Rd8$		2								_	\$	\$	3	\$	\$	2	2
ADDS.L #1, ERd	L	$ERd32+1 \rightarrow ERd32$		2								—	-	—	—	—	_	2	2
ADDS.L #2, ERd	L	$ERd32+2 \rightarrow ERd32$		2								_	_	_	—	—	_	2	2
ADDS.L #4, ERd	L	$ERd32+4 \rightarrow ERd32$		2								_	-	_	_	_	_	2	2
INC.B Rd	в	$Rd8+1 \rightarrow Rd8$		2								_	-	\$	\$	\$	_	2	2
INC.W #1, Rd	w	$Rd16+1 \rightarrow Rd16$		2								-	-	\$	\$	\$	_	2	2
INC.W #2, Rd	W	$Rd16+2 \rightarrow Rd16$		2								—	-	\$	\$	\$	—	2	2

Tiable A-1 Instruction Set (cont)

					ddro)							No. o States	
	Operand Size				Rn	l, ERn)	@-ERn/@ERn+		@(d, PC)	@ @ aa	Implied	(Con	ditio	on C	od	e	Normal	Advanced
Mnemonic	Ope	Operation	XX#	R	@ERn	@(d,	8	@ aa	0	0	lmp	I	н	Ν	z	v	С	Nor	Adv
INC.L #1, ERd	L	$ERd32+1 \rightarrow ERd32$		2								_	—	\$	\$	\$	_	2	
INC.L #2, ERd	L	$ERd32+2 \to ERd32$		2								—	—	\$	\$	\$	-	2	
DAA Rd	В	Rd8 decimal adjust \rightarrow Rd8		2								—	*	\$	\$	*	-	2	
SUB.B Rs, Rd	В	$Rd8\text{-}Rs8 \to Rd8$		2								—	¢	\$	\$	\$	\$	2	
SUB.W #xx:16, Rd	w	$\text{Rd16-}\text{\#xx:16} \rightarrow \text{Rd16}$	4									—	1	\$	\$	\$	\$	4	
SUB.W Rs, Rd	w	$Rd16-Rs16 \rightarrow Rd16$		2								_	1	\$	\$	\$	\$	2	
SUB.L #xx:32, ERd	L	ERd32-#xx:32 \rightarrow ERd32	6									—	2	\$	\$	\$	\$	6	
SUB.L ERs, ERd	L	ERd32–ERs32 \rightarrow ERd32		2								_	2	\$	\$	\$	\$	2	
SUBX.B #xx:8, Rd	В	$Rd8$ –#xx:8– $C \rightarrow Rd8$	2									_	\$	\$	3	\$	\$	2	
SUBX.B Rs, Rd	В	Rd8–Rs8–C \rightarrow Rd8		2								—	\$	\$	3	\$	\$	2	
SUBS.L #1, ERd	L	ERd32–1 \rightarrow ERd32		2								_	—	—	—	—	-	2	
SUBS.L #2, ERd	L	$ERd322 \to ERd32$		2								—	-	—	—	—	_	2	
SUBS.L #4, ERd	L	$ERd324\toERd32$		2								—	—	—	—	—	—	2	
DEC.B Rd	В	$Rd8-1 \rightarrow Rd8$		2								—	_	\$	\$	\$	_	2	
DEC.W #1, Rd	W	$Rd161 \rightarrow Rd16$		2								—	—	\$	\$	\$	—	2	
DEC.W #2, Rd	W	$Rd16-2 \rightarrow Rd16$		2								—	—	\$	\$	\$	—	2	
DEC.L #1, ERd	L	$ERd321\toERd32$		2								—	—	\$	\$	\$	-	2	
DEC.L #2, ERd	L	$ERd32-\!\!\!\!\!-\!\!\!\!\!-\!$		2								—	—	\$	\$	\$	-	2	
DAS.Rd	В	Rd8 decimal adjust \rightarrow Rd8		2								—	*	\$	\$	*	-	2	
MULXU. B Rs, Rd	В	$Rd8 \times Rs8 \rightarrow Rd16$ (unsigned multiplication)		2								—	_	—	—	—	-	14	
MULXU. W Rs, ERd	W	$Rd16 \times Rs16 \rightarrow ERd32$ (unsigned multiplication)		2								_	_	_	_	_	_	22	
MULXS. B Rs, Rd	В	$Rd8 \times Rs8 \rightarrow Rd16$ (signed multiplication)		4								_	—	\$	\$	_	_	16	
MULXS. W Rs, ERd	W	$Rd16 \times Rs16 \rightarrow ERd32$ (signed multiplication)		4								_	_	\$	\$	_	_	24	
DIVXU. B Rs, Rd	В	Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (unsigned division)		2								_		6	1		_	14	

 Table A-1
 Instruction Set (cont)

							-		le ar (by)							No. State	
	Operand Size		×		@ERn	@(d, ERn)	@-ERn/@ERn+	@ aa	@(d, PC)	@aa	mplied	(Con	ditio	-	ode		Normal	Advanced
Mnemonic	ő	Operation	XX#	å	0	0	ġ	0	0	0	<u></u>	I	н	N	z	۷	С	Ň	Ad
DIVXU. W Rs, ERd	W	ERd32 + Rs16 →ERd32 (Ed: remainder, Rd: quotient) (unsigned division)		2								_	_	6	1	_	_	2	2
DIVXS. B Rs, Rd	В	$Rd16 \div Rs8 \rightarrow Rd16$ (RdH: remainder, RdL: quotient) (signed division)		4								_		8	1	-	_	1	6
DIVXS. W Rs, ERd	W	$\begin{array}{l} ERd32 \div Rs16 \to ERd32 \\ (Ed: remainder, \\ Rd: quotient) \\ (signed division) \end{array}$		4										8	1	_		2	4
CMP.B #xx:8, Rd	В	Rd8–#xx:8	2									—	\$	\$	\$	\$	€	2	2
CMP.B Rs, Rd	В	Rd8–Rs8		2								—	\$	\$	\$	\$	€	2	2
CMP.W #xx:16, Rd	w	Rd16–#xx:16	4									_	1	\$	\$	\$	\$	4	
CMP.W Rs, Rd	w	Rd16–Rs16		2								_	1	\$	\$	\$	\$	2	2
CMP.L #xx:32, ERd	L	ERd32-#xx:32	6									_	2	\$	\$	\$	\$	e	5
CMP.L ERs, ERd	L	ERd32–ERs32		2								-	2	\$	\$	\$	\$	2	2
NEG.B Rd	В	$0-Rd8 \rightarrow Rd8$		2								-	\$	\$	\$	\$	\$	2	2
NEG.W Rd	W	$0-Rd16 \rightarrow Rd16$		2								_	\$	\$	\$	\$	\$	2	2
NEG.L ERd	L	$0-ERd32 \rightarrow ERd32$		2								-	\$	\$	\$	\$	\$	2	2
EXTU.W Rd	W	$0 \rightarrow$ (<bits 15="" 8="" to=""> of Rd16)</bits>		2								_	_	0	\$	0	_	2	2
EXTU.L ERd	L	$0 \rightarrow$ (<bits 16="" 31="" to=""> of Rd32)</bits>		2								-	-	0	\$	0	_	2	2
EXTS.W Rd	W	(<bit 7=""> of Rd16) \rightarrow (<bits 15="" 8="" to=""> of Rd16)</bits></bit>		2								_	_	\$	\$	0	_	2	2
EXTS.L ERd	L	(<bit 15=""> of Rd32) \rightarrow (<bits 16="" 31="" to=""> of ERd32)</bits></bit>		2										\$	\$	0		2	2

3. Logic instructions

					ddre)							No. State	
	Operand Size				@ERn	ERn)	-ERn/@ERn+		@(d, PC)	@aa	Implied	(Con	ditio	on C	od	9	Normal	Advanced
Mnemonic	ð	Operation	XX#	R	8	@(d,	6	@ aa	ð	ø	Ē	I	н	Ν	z	v	С	No	Aď
AND.B #xx:8, Rd	В	$Rd8 \land \#xx:8 \rightarrow Rd8$	2									-	-	\$	\$	0	-	2	2
AND.B Rs, Rd	в	$Rd8 \land Rs8 \rightarrow Rd8$		2								_	_	\$	\$	0	-	2	2
AND.W #xx:16, Rd	w	$Rd16 \land \#xx:16 \rightarrow Rd16$	4									_	_	\$	\$	0	_	4	1
AND.W Rs, Rd	w	$Rd16 {\wedge} Rs16 \rightarrow Rd16$		2								_	-	\$	\$	0	_	2	2
AND.L #xx:32, ERd	L	$ERd32{\wedge} \#xx{:}32 \to ERd32$	6									—	-	\$	\$	0	—	e	6
AND.L ERs, ERd	L	$ERd32{\wedge}ERs32 \to ERd32$		4								—	-	\$	\$	0	—	4	1
OR.B #xx:8, Rd	В	$Rd8{\scriptstyle\vee}\texttt{\#xx:8}\rightarrowRd8$	2									_	-	\$	\$	0	-	2	2
OR.B Rs, Rd	В	$Rd8{\scriptstyle\vee}Rs8\rightarrowRd8$		2								-	-	\$	\$	0	-	2	2
OR.W #xx:16, Rd	w	$Rd16 {\lor} \#xx:16 \rightarrow Rd16$	4									—	-	\$	\$	0	—	4	1
OR.W Rs, Rd	w	$Rd16{\lor}Rs16 \rightarrow Rd16$		2								_	-	\$	\$	0	-	2	2
OR.L #xx:32, ERd	L	$ERd32{\lor} \texttt{\#xx:32} \rightarrow ERd32$	6									_	-	\$	\$	0	-	6	6
OR.L ERs, ERd	L	$ERd32{\lor}ERs32\toERd32$		4								—	-	\$	\$	0	—	4	1
XOR.B #xx:8, Rd	В	$Rd8{\oplus}\texttt{\#xx:8} \rightarrow Rd8$	2									-	-	\$	\$	0	-	2	2
XOR.B Rs, Rd	в	$Rd8{\oplus}Rs8\toRd8$		2								_	-	\$	\$	0	-	2	2
XOR.W #xx:16, Rd	w	$Rd16 \oplus \#xx: 16 \rightarrow Rd16$	4									—	-	\$	\$	0	-	4	1
XOR.W Rs, Rd	w	$Rd16 \oplus Rs16 \rightarrow Rd16$		2								_	-	\$	\$	0	_	2	2
XOR.L #xx:32, ERd	L	$ERd32 \oplus \#xx:32 \to ERd32$	6									_	-	\$	\$	0	_	6	6
XOR.L ERs, ERd	L	$ERd32 {\oplus} ERs32 \rightarrow ERd32$		4								_	-	\$	\$	0	—	4	1
NOT.B Rd	В	$\neg \ \text{Rd8} \rightarrow \text{Rd8}$		2								_	-	\$	\$	0	—	2	2
NOT.W Rd	w	¬ Rd16 → Rd16		2								_	-	\$	\$	0	_	2	2
NOT.L ERd	L	$\neg \text{ Rd32} \rightarrow \text{Rd32}$		2								_	-	\$	\$	0	—	2	2

4. Shift instructions

						essi tion)							No. State	
	Operand Size		×		@ERn	@(d, ERn)	@-ERn/@ERn+	aa	@(d, PC)	@aa	Implied		Con	ditio	on C	ode	9	Normal	Advanced
Mnemonic	ő	Operation	XX#	Rn	0	0	ġ	@aa	0	0	<u></u>	I	н	N	z	۷	С	Ň	Ad
SHAL.B Rd	В			2								-	-	\$	\$	\$	¢	2	2
SHAL.W Rd	w			2								_	-	\$	\$	\$	\$	2	2
SHAL.L ERd	L	MSB LSB		2								-	-	\$	\$	\$	\$	2	2
SHAR.B Rd	В			2								—	-	\$	\$	0	\$	2	2
SHAR.W Rd	w			2								-	-	\$	\$	0	\$	2	2
SHAR.L ERd	L	MSB LSB		2								—	-	\$	\$	0	\$	2	2
SHLL.B Rd	В			2								_	-	\$	\$	0	\$	2	2
SHLL.W Rd	W			2								_	-	\$	\$	0	\$	2	2
SHLL.L ERd	L	MSB LSB		2								—	-	\$	\$	0	\$	2	2
SHLR.B Rd	В			2								-	-	\$	\$	0	¢	2	2
SHLR.W Rd	w			2								_	_	\$	\$	0	\$	2	2
SHLR.L ERd	L	MSB LSB		2								_	-	\$	\$	0	\$	2	2
ROTXL.B Rd	в			2								_	_	\$	\$	0	\$	2	2
ROTXL.W Rd	w			2								_	-	\$	\$	0	\$	2	2
ROTXL.L ERd	L	MSB 🗕 LSB		2								_	-	\$	\$	0	\$	2	2
ROTXR.B Rd	в			2								_	_	\$	\$	0	\$	2	2
ROTXR.W Rd	w			2								_	-	\$	\$	0	\$	2	2
ROTXR.L ERd	L	MSB LSB		2								_	_	\$	\$	0	\$	2	2
ROTL.B Rd	В			2								_	-	\$	\$	0	\$	2	2
ROTL.W Rd	w			2								_	_	\$	\$	0	\$	2	2
ROTL.L ERd	L	MSB 🗕 LSB		2								_	-	\$	\$	0	\$	2	2
ROTR.B Rd	В			2								_	-	\$	\$	0	\$	2	2
ROTR.W Rd	w			2								_	-	\$	\$	0	\$	2	2
ROTR.L ERd	L	MSB		2								_	-	\$	\$	0	\$	2	2

5. Bit manipulation instructions

									le ai (by)							No. State	
Mnemonic	Operand Size	Operation	#xx	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@ @ aa	Implied	(Con	ditio	on C	Code	÷	Normal	Advanced
BSET #xx:3, Rd	В	(#xx:3 of Rd8) ← 1	-	2	-						_	_	_	_	_	_	_	2	-
BSET #xx:3, @ERd	в	(#xx:3 of @ERd) ← 1			4							_	_	_	_	_	_	8	
BSET #xx:3, @aa:8	в	(#xx:3 of @aa:8) ← 1						4				_	_	_	_	_	_	8	
BSET Rn, Rd	в	(Rn8 of Rd8) ← 1		2								_	_	_	_	_	_	2	
BSET Rn, @ERd	В	(Rn8 of @ERd) \leftarrow 1			4							—	-	_	_	_	-	8	
BSET Rn, @aa:8	В	(Rn8 of @aa:8) ← 1						4				_	—	—	—	-	-	8	
BCLR #xx:3, Rd	В	(#xx:3 of Rd8) ← 0		2								—	—	_	_	_	—	2	
BCLR #xx:3, @ERd	в	(#xx:3 of @ERd) $\leftarrow 0$			4							_	—	—	—	-	-	8	
BCLR #xx:3, @aa:8	в	(#xx:3 of @aa:8) ← 0						4				—	—	—	—	—	—	8	
BCLR Rn, Rd	В	(Rn8 of Rd8) \leftarrow 0		2								—	—	—	—	—	—	2	
BCLR Rn, @ERd	в	(Rn8 of @ERd) $\leftarrow 0$			4							—	—	—	—	—	—	8	
BCLR Rn, @aa:8	в	(Rn8 of @aa:8) ← 0						4				—	_	_	_	_	_	8	
BNOT #xx:3, Rd	В	(#xx:3 of Rd8) ← ¬ (#xx:3 of Rd8)		2								—	-	_	_	-	-	2	
BNOT #xx:3, @ERd	В	(#xx:3 of @ERd) ← ¬ (#xx:3 of @ERd)			4							_	_	_	_	-	_	8	
BNOT #xx:3, @aa:8	В	(#xx:3 of @aa:8) ← ¬ (#xx:3 of @aa:8)						4				—	-	_	_	-	-	8	
BNOT Rn, Rd	В	(Rn8 of Rd8) ← ¬ (Rn8 of Rd8)		2								_	-	—	—	-	-	2	
BNOT Rn, @ERd	В	(Rn8 of @ERd) ← ¬ (Rn8 of @ERd)			4							_	-	_	_	-	-	8	
BNOT Rn, @aa:8	В	(Rn8 of @aa:8) ← ¬ (Rn8 of @aa:8)						4				—	-	_	_	-	-	8	
BTST #xx:3, Rd	в	(#xx:3 of Rd8) \rightarrow Z		2								_	_	_	\$	_	_	2	
BTST #xx:3, @ERd	В	(#xx:3 of @ERd) \rightarrow Z			4							_	-	-	\$	-	-	6	
BTST #xx:3, @aa:8	В	(#xx:3 of @aa:8) \rightarrow Z						4				—	—	—	\$	-	-	6	
BTST Rn, Rd	В	(Rn8 of @Rd8) \rightarrow Z		2								_	—	_	\$	-	—	2	
BTST Rn, @ERd	В	(Rn8 of @ERd) \rightarrow Z			4							_	—	_	\$	_	—	6	
BTST Rn, @aa:8	В	(Rn8 of @aa:8) \rightarrow Z						4					—	_	\$		—	6	
BLD #xx:3, Rd	В	(#xx:3 of Rd8) \rightarrow C		2									—	_	_	_	\$	2	

 Table A-1
 Instruction Set (cont)

									le ar (by)							No. State	
	Operand Size		×	_	@ERn	(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@aa	Implied		Con	_				Normal	Advanced
Mnemonic	-	Operation	XX#	Rn		0	0	8	0	0	E	I	н	N	z	V	C		
BLD #xx:3, @ERd	В	$(\#xx:3 \text{ of } @ERd) \rightarrow C$			4							-	-	-	-	-	\$	6	
BLD #xx:3, @aa:8	B	$(\#xx:3 \text{ of } @aa:8) \rightarrow C$		_				4				_	-	_	-	_	\$	6	
BILD #xx:3, Rd	В	\neg (#xx:3 of Rd8) \rightarrow C		2								-	-	-	-	-	\$	2	
BILD #xx:3, @ERd	В	¬ (#xx:3 of @ERd) → C			4							_	-	_	-	_	\$	6	
BILD #xx:3, @aa:8	В	¬ (#xx:3 of @aa:8) → C						4				-	-	_	-	_	\$	6	
BST #xx:3, Rd	В	$C \rightarrow (\#xx:3 \text{ of } Rd8)$		2								-	-	-	-	-	-	2	
BST #xx:3, @REd	В	$C \rightarrow (\#xx:3 \text{ of } @ERd)$			4							-	-	_	-	-	-	8	
BST #xx:3, @aa:8	В	$C \rightarrow (\#xx:3 \text{ of } @aa:8)$						4				-	-	_	-	-	-	8	
BIST #xx:3, Rd	В	$C \rightarrow (\#xx:3 \text{ of } Rd8)$		2								-	-	-	-	-	-	2	
BIST #xx:3, @ERd	В	$C \rightarrow (\#xx:3 \text{ of } @ERd24)$			4							-	-	-	-	-	-	8	
BIST #xx:3, @aa:8	В	$C \rightarrow (\#xx:3 \text{ of } @aa:8)$						4				-	-	-	-	-	-	8	
BAND #xx:3, Rd	В	$C \land (\#xx:3 \text{ of } Rd8) \rightarrow C$		2								-	-	-	-	-	¢	2	:
BAND #xx:3, @ERd	В	$C \land (\#xx:3 \text{ of } @ERd24) \rightarrow C$			4							-	-	-	-	-	\$	6	i
BAND #xx:3, @aa:8	В	C∧(#xx:3 of @aa:8) → C						4				-	-	-	-	-	\$	6	i
BIAND #xx:3, Rd	В	$C {\wedge} (\#xx:3 \text{ of } Rd8) \to C$		2								—	-	-	-	-	¢	2	!
BIAND #xx:3, @ERd	В	$C {\wedge} (\#xx:3 \text{ of } @ ERd24) \to C$			4							—	-	—	-	—	\$	6	;
BIAND #xx:3, @aa:8	В	$C_{\wedge}(\#xx:3 \text{ of } @aa:8) \rightarrow C$						4				—	-	—	—	—	¢	6	i
BOR #xx:3, Rd	В	$C{\scriptstyle\lor}(\text{\#xx:3 of Rd8})\rightarrow C$		2								—	-	—	-	—	¢	2	
BOR #xx:3, @ERd	В	$C \lor (\#xx:3 \text{ of } @ERd24) \rightarrow C$			4							—	-	—	-	—	€	6	i
BOR #xx:3, @aa:8	В	$C \lor (\#xx:3 \text{ of } @aa:8) \rightarrow C$						4				—	—	—	—	—	¢	6	i
BIOR #xx:3, Rd	В	$C{\scriptstyle\lor}(\text{\#xx:3 of Rd8})\rightarrow C$		2								—	—	—	—	—	\$	2	!
BIOR #xx:3, @ERd	В	$C {\scriptstyle \lor} (\#xx:3 \text{ of } @ERd24) \rightarrow C$			4							—	-	—	-	—	¢	6	i
BIOR #xx:3, @aa:8	В	$C \lor (\#xx:3 \text{ of } @aa:8) \rightarrow C$						4				—	-	—	-	—	\$	6	;
BXOR #xx:3, Rd	В	$C {\oplus} (\#xx:3 \text{ of } Rd8) \to C$		2								—	-	—	-	—	\$	2	
BXOR #xx:3, @ERd	В	C⊕(#xx:3 of @ERd24) → C			4							—	-	—	-	—	\$	6	i
BXOR #xx:3, @aa:8	В	C⊕(#xx:3 of @aa:8) → C						4				—	-	-	-	-	\$	6	i
BIXOR #xx:3, Rd	В	$C{\oplus}(\#xx{:}3 \text{ of } Rd8) \to C$		2								—	-	—	-	—	\$	2	
BIXOR #xx:3, @ERd	В	C⊕(#xx:3 of @ERd24) → C			4							—	-	—	-	—	\$	6	i
BIXOR #xx:3, @aa:8	В	$C {\oplus} (\#xx:3 \text{ of } @aa:8) \rightarrow C$						4				—	—	—	—	—	\$	6	;

6. Branching instructions

										le ai (by)							No. State	. of es ^{*1}
	Operand Size					@ERn	@(d, ERn)	@-ERn/@ERn+	aa	@(d, PC)	@aa	Implied		Con	ditie	on C	Cod	9	Normal	Advanced
Mnemonic	do	Operation		XX#	R	8	ø	ø	@aa	ø	0	Ξ	I	н	Ν	z	v	С	Ŷ	Ρq
BRA d:8 (BT d:8)	—	If condition	Always							2			-	-	-	-	-	-	4	1
BRA d:16 (BT d:16)	-	is true then $PC \leftarrow$								4			-	_	-	_	_	_	6	6
BRN d:8 (BF d:8)	-	PC+d else	Never							2			-	_	-	_	_	_	4	1
BRN d:16 (BF d:16)	—	next;								4			-	-	-	-	-	-	6	6
BHI d:8	—		$C \lor Z = 0$							2			—	_	—	_	-	-	4	1
BHI d:16	—									4			_	-	_	_	-	_	6	6
BLS d:8	—		$C \lor Z = 1$							2			-	-	-	-	-	-	4	1
BLS d:16	—									4			—	-	—	-	-	-	6	6
BCC d:8 (BHS d:8)	—		C = 0							2			-	-	-	-	-	-	4	1
BCC d:16 (BHS d:16)	-									4			-	-	-	-	-	-	6	6
BCS d:8 (BLO d:8)			C = 1							2			_	-	_	-	-	-	4	1
BCS d:16 (BLO d:16)	_									4			—	-	—	-	-	-	6	6
BNE d:8	_		Z = 0							2			_	-	_	-	_	-	4	1
BNE d:16	—									4			_	-	_	-	-	-	e	6
BEQ d:8	_		Z = 1							2			—	-	—	-	-	-	4	1
BEQ d:16	—									4			_	-	_	-	-	-	e	5
BVC d:8	—		V = 0							2			_	-	_	-	-	-	4	1
BVC d:16	_									4			_	-	_	-	-	-	e	5
BVS d:8	-		V = 1							2			_	-	_	_	_	_	4	1
BVS d:16	_									4			_	-	_	-	_	-	6	6
BPL d:8	_		N = 0							2			_	-	_	-	-	-	4	1
BPL d:16	-									4			_	-	_	_	_	_	6	6
BMI d:8	-		N = 1							2			_	-	_	-	-	-	4	1
BMI d:16	_									4			_	-	_	-	-	-	6	6
BGE d:8	_		N⊕V = 0							2			_	_	_	-	-	_	4	1
BGE d:16	_									4			_	-	_	-	-	-	6	6
BLT d:8	_		N⊕V = 1							2			_	-	_	-	-	-	4	1
BLT d:16	_									4			_	-	_	-	-	-	6	6
BGT d:8	_		$Z \lor (N \oplus V)$							2			_	-	_	-	-	-	4	1
BGT d:16	_		= 0							4			_	-	_	-	-	-	6	6

 Table A-1
 Instruction Set (cont)

										le ar (by)							No. State	
	Operand Size			×		@ERn	@(d, ERn)	@-ERn/@ERn+	@ aa	@(d, PC)	@ @ aa	Implied	(Con	ditio	on C	ode	•	Normal	Advanced
Mnemonic	ð	Operation		XX#	R	0	0	ġ	0	0	0	<u></u>	I	н	Ν	z	۷	С	Ň	Ad
BLE d:8	—	If condition	Z ∨ (N⊕V) = 1							2			—	-	—	—	—	—	4	ļ
BLE d:16		is true then PC ← PC+d else next;	= 1							4			_						6	3
JMP @ERn	_	$PC \gets ERn$				2							—	_	_	_	—	_	2	ļ
JMP @aa:24	_	$PC \gets aa: 24$							4				—	_	_	_	_	_	6	6
JMP @@aa:8	_	PC ← @aa:8	3								2		_	_	_	_	_	_	8	10
BSR d:8	-	$PC \rightarrow @-SF$ $PC \leftarrow PC+d$								2			-	-	-	-	-	-	6	8
BSR d:16	_	$PC \rightarrow @-SF$ $PC \leftarrow PC+d$								4			_	-	_	_	_	—	8	10
JSR @ERn	_	$PC \rightarrow @-SF$ $PC \leftarrow @ERr$				2							_	_	_	_	—	—	6	8
JSR @aa:24	_	$PC \rightarrow @-SF$ $PC \leftarrow @aa:2$							4				_	_	_	_	—	—	8	10
JSR @@aa:8	_	$PC \rightarrow @-SF$ $PC \leftarrow @aa:8$									2		_	_	_	_	_	—	8	12
RTS	_	$PC \leftarrow @SP$	ŀ									2	_	-	_	—	_	_	8	10

7. System control instructions

					ddre ruct		-)					No. State			
Mnemonic	Operand Size	Operation	#xx	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@ @aa	Implied	(Con H	ditio N	on C	Code	e C	Normal	Advanced
TRAPA #x:2	-	$PC \rightarrow @-SP$ $CCR \rightarrow @-SP$ $ \rightarrow PC$									2	_	_	_	_	_	_	14	16
RTE	-	$CCR \leftarrow @SP+$ $PC \leftarrow @SP+$										\$	\$	\$	\$	\$	\$	1	0
SLEEP	-	Transition to power- down state										—	-	—	-	-	-	2	2
LDC #xx:8, CCR	в	#xx:8 → CCR	2									\$	\$	\$	\$	\$	\$	2	2
LDC Rs, CCR	в	$Rs8 \rightarrow CCR$		2								\$	\$	\$	\$	\$	\$	2	2
LDC @ERs, CCR	w	$@ERs \to CCR$			4							\$	\$	\$	\$	\$	\$	6	6
LDC @(d:16, ERs), CCR	W	@(d:16, ERs) → CCR				6						\$	\$	\$	\$	\$	\$	8	3
LDC @(d:24, ERs), CCR	W	@(d:24, ERs) → CCR				10						\$	\$	\$	\$	\$	\$	1	2
LDC @ERs+, CCR	W	@ERs → CCR ERs32+2 → ERs32					4					\$	\$	\$	\$	\$	\$	8	3
LDC @aa:16, CCR	w	@aa:16 \rightarrow CCR						6				\$	\$	\$	\$	\$	\$	ε	3
LDC @aa:24, CCR	w	@aa:24 \rightarrow CCR						8				\$	\$	\$	\$	\$	\$	1	0
STC CCR, Rd	В	$CCR \rightarrow Rd8$		2								—	—	—	—	—	-	2	2
STC CCR, @ERd	w	$CCR \to @ERd$			4							—	—	—	—	—	-	6	6
STC CCR, @(d:16, ERd)	W	$CCR \rightarrow @(d:16, ERd)$				6						_	_	_	-	-	_	8	3
STC CCR, @(d:24, ERd)	W	$CCR \to @(d{:}24, ERd)$				10						_	_	_	-	-	-	1	2
STC CCR, @-ERd	W	$\begin{array}{c} ERd32-2 \rightarrow ERd32 \\ CCR \rightarrow @ERd \end{array}$					4					_	_	_	-	-	_	8	3
STC CCR, @aa:16	w	$CCR \rightarrow @aa:16$						6				_	-	_	-	-	-	ε	3
STC CCR, @aa:24	w	$CCR \rightarrow @aa:24$						8				_	_	_	_	_	_	1	0
ANDC #xx:8, CCR	В	$CCR{\scriptscriptstyle\wedge} \#xx: 8 \to CCR$	2									\$	\$	\$	\$	\$	\$	2	2
ORC #xx:8, CCR	В	$CCR {\lor} \texttt{\#xx:8} \to CCR$	2									\$	\$	\$	\$	\$	\$	2	2
XORC #xx:8, CCR	В	$CCR \oplus \#xx: 8 \rightarrow CCR$	2									\$	\$	\$	\$	\$	\$	2	2
NOP	_	$PC \gets PC+2$									2	_	_	_	_	_	_	2	2

8. Block transfer instructions

									le ar by)							No. State	-
	Operand Size				@ERn	@(d, ERn)	@-ERn/@ERn+	la	d, PC)	@ @aa	Implied	(Con	ditic	on C	ode	9	Normal	Advanced
Mnemonic	g	Operation	XX#	Rn	8	0	8	@aa	@(d,	0	Ē	I	н	Ν	z	۷	С	No	Ρq
EEPMOV. B	_	$\begin{array}{c} \text{if } R4L \neq 0 \text{ then} \\ \text{repeat} & @R5 \rightarrow @R6 \\ & R5+1 \rightarrow R5 \\ & R6+1 \rightarrow R6 \\ & R4L-1 \rightarrow R4L \\ \text{until} & R4L=0 \\ \\ \text{else next} \end{array}$									4		_					8+ 4n*2	
EEPMOV. W		$\begin{array}{c} \text{if } \text{R4} \neq 0 \text{ then} \\ \text{repeat} @\text{R5} \rightarrow @\text{R6} \\ & \text{R5+1} \rightarrow \text{R5} \\ & \text{R6+1} \rightarrow \text{R6} \\ & \text{R4L-1} \rightarrow \text{R4} \\ \text{until} & \text{R4=0} \\ \text{else next} \end{array}$									4		_					8+ 4n*2	

Notes: 1. The number of states is the number of states required for execution when the instruction and its operands are located in on-chip memory. For other cases see section A.3, Number of States Required for Execution.

- 2. n is the value set in register R4L or R4.
 - (1) Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.
 - ② Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0.
 - ③ Retains its previous value when the result is zero; otherwise cleared to 0.
 - ④ Set to 1 when the adjustment produces a carry; otherwise retains its previous value.
 - ③ The number of states required for execution of an instruction that transfers data in synchronization with the E clock is variable.
 - 6 Set to 1 when the divisor is negative; otherwise cleared to 0.
 - 1 Set to 1 when the divisor is zero; otherwise cleared to 0.
 - 8 Set to 1 when the quotient is negative; otherwise cleared to 0.

A.2 Operation Code Map (1)

Table A-2 Operation Code Map

Instruct	struction code: 1st byte 2nd byte AH AL BH BL Instruction when most significant bit of BH is 0. Instruction when most significant bit of BH is 1.															
AL	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0	NOP	Table A.2 (2)	STC	LDC	ORG	XORC	ANDC	LDC	AD	D	Table A.2 (2)	Table A.2 (2)	M	OV	ADDX	Table A.2 (2)
1	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	OR.B	XOR.B	AND.B	Table A.2 (2)	SU	IB	Table A.2 (2)	Table A.2 (2)	CI	MP	SUBX	Table A.2 (2)
2																
3																
4	BRA	BRN	BHI	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE	BLT	BGT	BLE
5	MULXU.B	DIVXU.B	MULXU.W	DIVXU.W	RTS	BSR	RTE	TRAPA	Table A.2 (2)		JMP		BSR		JSR	
6	BSET	BNOT	BCLR	BTST	OR.W	XOR.W	AND.W	BST BIST	MOV.B			м	VC			
7	BSET	BNUT	BULK	візі	BOR BIOR	BXOR BIXOR	BAND BIAND	BLD BILD	MOV.B/W	Table A.2 (2)	Table A.2 (2)	EEPMOV			e A.2 3)	
8								ADD								
9								ADDX								
А								CMP								
В								SUBX								
С								OR								
D								XOR								
E								AND								
F								MOV								

Operation Code Map (2)

Table A-2 Operation Code Map (cont)

Instruction code: 1st byte 2nd byte AH AL BH BL

BH AH AL	0	1	2	3	4	5	6	7	8	9	А	В	с	D	Е	F
01	MOV				LDC/STC				SLEEP				Table A.2 (3)	Table A.2 (3)		Table A.2 (3)
0A	INC											A	DD			
0B	ADDS					INC		INC	AD	DS				INC		INC
0F	DAA											М	ov			
10	s⊦	ILL		SHLL					SH	IAL		SHAL				
11	SH	ILR		SHLR					SH	IAR		SHAR				
12	RO	TXL		ROTXL					RC	DTL		ROTL				
13	RO	TXR		ROTXR					RC	TR		ROTR				
17	N	тс		NOT		EXTU		EXTU	NE	≣G		NEG		EXTS		EXTS
1A	DEC											S	UB			
1B	SUBS					DEC		DEC	SL	JB				DEC		DEC
1F	DAS											CM	1P.L			
58	BRA	BRN	вні	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE	BLT	BGT	BLE
79	MOV	ADD	CMP	SUB	OR	XOR	AND									
7A	MOV	ADD	CMP	SUB	OR	XOR	AND									

Operation Code Map (3)

Table A-2 Operation Code Map (cont)

Instruct	Ist byte 2nd byte 3rd byte 4th byte Instruction when most significant bit of DH is 0. AH AL BH BL CH CL DH DL Instruction when most significant bit of DH is 1.															
C AH ALBH BLCH	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
01406										LDC STC		LBC STC		LDC STC		LDC STC
01C05	MULXS		MULXS													
01D05		DIVXS		DIVXS												
01F06					OR	XOR	AND									
7Cr06*1				BTST												
7Cr07*1				BTST	BOR BIOR	BXOR BIXOR	BAND BIAND	BLD BILD								
7Dr06*1	BSET	BNOT	BCLR					BST BIST								
7Dr07*1	BSET	BNOT	BCLR													
7Eaa6 ^{*2}				BTST												
7Eaa7*2				BTST	BOR BIOR	BXOR BIXOR	BAND BIAND									
7Faa6*2	BSET	BNOT	BCLR					BST BIST								
7Faa7*2	BSET	BNOT	BCLR													

Notes: 1. r is the register designation field.

2. aa is the absolute address field.

A.3 Number of States Required for Execution

The tables in this section can be used to calculate the number of states required for instruction execution by the H8/300H CPU. Table A-4 indicates the number of instruction fetch, data read/write, and other cycles occurring in each instruction. Table A-3 indicates the number of states required per cycle according to the bus size. The number of states required for execution of an instruction can be calculated from these two tables as follows:

Number of states = $I \times S_I + J \times S_J + K \times S_K + L \times S_L + M \times S_M + N \times S_N$

Examples of Calculation of Number of States Required for Execution

Examples: Advanced mode, stack located in external address space, on-chip supporting modules accessed with 8-bit bus width, external devices accessed in three states with one wait state and 16-bit bus width.

BSET #0, @FFFFC7:8

From table A-3, I = L = 2 and J = K = M = N = 0 From table A-2, $S_I = 4$ and $S_L = 3$ Number of states = $2 \times 4 + 2 \times 3 = 14$

JSR @@30

From table A-3, I = J = K = 2 and L = M = N = 0From table A-2, $S_I = S_J = S_K = 4$ Number of states $= 2 \times 4 + 2 \times 4 + 2 \times 4 = 24$

Table A-3Number of States per Cycle

				Acc	ess Cond	itions				
			On-Ch	nip Sup-	External Device					
				g Module	8-Bi	t Bus	16-Bit Bus			
Cycle		On-Chip Memory	8-Bit Bus	16-Bit Bus	2-State Access	3-State Access	2-State Access	3-State Access		
Instruction fetch	SI	2	6	3	4	6 + 2m	2	3 + m		
Branch address read	S_J									
Stack operation	S _K									
Byte data access	S_L		3	_	2	3 + m				
Word data access	S_{M}		6	_	4	6 + 2m				
Internal operation	SN	1								

Legend

m: Number of wait states inserted into external device access

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K		Word Data Access M	Internal Operation N
ADD	ADD.B #xx:8, Rd ADD.B Rs, Rd ADD.W #xx:16, Rd ADD.W Rs, Rd ADD.L #xx:32, ERd ADD.L ERs, ERd	1 1 2 1 3 1					
ADDS	ADDS #1/2/4, ERd	1					
ADDX	ADDX #xx:8, Rd ADDX Rs, Rd	1 1					
AND	AND.B #xx:8, Rd AND.B Rs, Rd AND.W #xx:16, Rd AND.W Rs, Rd AND.L #xx:32, ERd AND.L ERs, ERd	1 1 2 1 3 2					
ANDC	ANDC #xx:8, CCR	1					
BAND	BAND #xx:3, Rd BAND #xx:3, @ERd BAND #xx:3, @aa:8	1 2 2			1 1		
Bcc	BRA d:8 (BT d:8) BRN d:8 (BF d:8) BHI d:8 BLS d:8 BCC d:8 (BHS d:8) BCS d:8 (BLO d:8) BNE d:8 BEQ d:8 BVC d:8 BVC d:8 BVS d:8 BPL d:8 BMI d:8 BGE d:8 BLT d:8 BLT d:8 BLT d:8	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2					

Table A-4	Number of Cycles per Instruction (cont)
-----------	--	---

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	•	Word Data Access M	Internal Operation N
			J	n	L	IVI	
	BRA d:16 (BT d:16)	2					2
	BRN d:16 (BF d:16)	2					2
	BHI d:16	2					2
	BLS d:16	2					2
	BCC d:16 (BHS d:16)	2					2
	BCS d:16 (BLO d:16)	2					2
	BNE d:16	2					2
	BEQ d:16	2					2
	BVC d:16	2					2
	BVS d:16	2					2
	BPL d:16	2					2
	BMI d:16	2					2
	BGE d:16	2					2
	BLT d:16	2					2
	BGT d:16	2					2
	BLE d:16	2					2
BCLR	BCLR #xx:3, Rd	1					
	BCLR #xx:3, @ERd	2			2		
	BCLR #xx:3, @aa:8	2			2		
	BCLR Rn, Rd	1					
	BCLR Rn, @ERd	2			2		
	BCLR Rn, @aa:8	2			2		
BIAND	BIAND #xx:3, Rd	1					
	BIAND #xx:3, @ERd	2			1		
	BIAND #xx:3, @aa:8	2			1		
BILD	BILD #xx:3, Rd	1					
	BILD #xx:3, @ERd	2			1		
	BILD #xx:3, @aa:8	2			1		
	BIOR #xx:8, Rd	1					
		2			1		
	BIOR #xx:8, @ERd	2			1		
	BIOR #xx:8, @aa:8				1		
	BIST #xx:3, Rd	1					
	BIST #xx:3, @ERd	2			2		
	BIST #xx:3, @aa:8	2			2		
BIXOR	BIXOR #xx:3, Rd	1					
	BIXOR #xx:3, @ERd	2			1		
	BIXOR #xx:3, @aa:8	2			1		
BLD	BLD #xx:3, Rd	1					
	BLD #xx:3, @ERd	2			1		
	BLD #xx:3, @aa:8	2			1		

Instruction	Mnemonic	:	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	-	Word Data Access M	Internal Operation N
BNOT	BNOT #xx: BNOT #xx: BNOT #xx: BNOT Rn, BNOT Rn, BNOT Rn,	3, @ERd 3, @aa:8 Rd @ERd	1 2 2 1 2 2			2 2 2 2		
BOR	BOR #xx:3 BOR #xx:3 BOR #xx:3	, @ERd	1 2 2			1 1		
BSET	BSET #xx:3 BSET #xx:3 BSET #xx:3 BSET Rn, f BSET Rn, f BSET Rn, f	3, @ERd 3, @aa:8 Rd @ERd	1 2 2 1 2 2			2 2 2 2		
BSR	BSR d:8	Normal*1	2		1			
	BSR d:16	Advanced Normal ^{*1} Advanced	2 2 2		2 1 2			2
BST	BST #xx:3, BST #xx:3, BST #xx:3,	Rd @ERd	1 2 2			2 2		
BTST	BTST #xx:3 BTST #xx:3 BTST #xx:3 BTST Rn, F BTST Rn, 0 BTST Rn, 0	3, @ERd 3, @aa:8 Rd @ERd	1 2 2 1 2 2			1 1 1 1		
BXOR	BXOR #xx: BXOR #xx: BXOR #xx:	3, @ERd	1 2 2			1 1		
СМР	CMP.B #xx. CMP.B Rs, CMP.W #xx CMP.W Rs, CMP.L #xx: CMP.L ERS	Rd x:16, Rd , Rd 32, ERd	1 1 2 1 3 1					
DAA	DAA Rd		1					
DAS	DAS Rd		1					

Instruction	Mnemonic		Instruction Fetch I	Branch Addr. Read J	Stack Operation K		Word Data Access M	Internal Operation N
DEC	DEC.B Rd DEC.W #1/2, F DEC.L #1/2, E		1 1 1					
DIVXS	DIVXS.B Rs, F DIVXS.W Rs,		2 2					12 20
DIVXU	DIVXU.B Rs, F DIVXU.W Rs,		1 1					12 20
EEPMOV	EEPMOV.B EEPMOV.W		2 2			2n + 2*2 2n + 2*2		
EXTS	EXTS.W Rd EXTS.L ERd		1 1					
EXTU	EXTU.W Rd EXTU.L ERd		1 1					
INC	INC.B Rd INC.W #1/2, R INC.L #1/2, EF		1 1 1					
JMP	JMP @ERn		2					
	JMP @aa:24		2					2
	JMP @@aa:8	Normal*1	2	1				2
		Advanced	2	2				2
JSR	JSR @ERn	Normal*1	2		1			
		Advanced	2		2			
	JSR @aa:24	Normal*1	2		1			2
		Advanced	2		2			2
	JSR @@aa:8	Normal*1	2	1	1			
		Advanced	2	2	2			
LDC	LDC #xx:8, CC LDC Rs, CCR LDC @ERs, C LDC @(d:16, I LDC @(d:24, I LDC @ERs+, LDC @aa:16, LDC @aa:24,	CR ERs), CCR ERs), CCR CCR CCR					1 1 1 1 1	2

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	-	Word Data Access M	Internal Operation N
MOV	MOV.B #xx:8, Rd	1					
	MOV.B Rs, Rd	1					
	MOV.B @ERs, Rd	1			1		
	MOV.B @(d:16, ERs), Rd	2			1		
	MOV.B @(d:24, ERs), Rd	4			1		
	MOV.B @ERs+, Rd	1			1		2
	MOV.B @aa:8, Rd	1			1		
	MOV.B @aa:16, Rd	2			1		
	MOV.B @aa:24, Rd	3			1		
	MOV.B Rs, @ERd	1			1		
	MOV.B Rs, @(d:16, ERd)	2			1		
	MOV.B Rs, @(d:24, ERd)	4			1		2
	MOV.B Rs, @-ERd	1 1			1 1		2
	MOV.B Rs, @aa:8 MOV.B Rs, @aa:16	2			1		
	MOV.B Rs, @aa:24	3			1		
	MOV.W #xx:16, Rd	2			1		
	MOV.W Rs, Rd	1					
	MOV.W @ERs, Rd	1				1	
	MOV.W @(d:16, ERs), Rd	2				1	
	MOV.W @(d:24, ERs), Rd					1	
	MOV.W @ERs+, Rd	1				1	2
	MOV.W @aa:16, Rd	2				1	
	MOV.W @aa:24, Rd	3				1	
	MOV.W Rs, @ERd	1				1	
	MOV.W Rs, @(d:16, ERd)	2				1	
	MOV.W Rs, @(d:24, ERd)	4				1	
	MOV.W Rs, @-ERd	1				1	2
	MOV.W Rs, @aa:16	2				1	
	MOV.W Rs, @aa:24	3				1	
	MOV.L #xx:32, ERd	3					
	MOV.L ERs, ERd	1					
	MOV.L @ERs, ERd	2				2	
	MOV.L @(d:16, ERs), ERd					2	
	MOV.L @(d:24, ERs), ERd					2	•
	MOV.L @ERs+, ERd	2				2	2
	MOV.L @aa:16, ERd	3				2 2	
	MOVL @aa:24, ERd	4 2				2	
	MOVLERs, @ERd					2	
	MOV.L ERs, @(d:16, ERd) MOV.L ERs, @(d:24, ERd)					2	
	MOV.L ERs, @(d.24, ERd) MOV.L ERs, @-ERd	2				2	2
	MOV.L ERS, @aa:16	3				2	-
	MOV.L ERS, @aa:10 MOV.L ERS, @aa:24	4				2	
		•				-	

Instruction Memonic I J K L M N MOVFPE MOVFPE @aa:16, Rd*3 2 1*3 1*3 1*3 1 <th></th> <th></th> <th>Instruction Fetch</th> <th>Addr. Read</th> <th>•</th> <th>Access</th> <th>Word Data Access</th> <th>Operation</th>			Instruction Fetch	Addr. Read	•	Access	Word Data Access	Operation
MOVTPE MOVTPE Rs, @aa:16'3 1'3 MULXS MULXS.W.Rs, ERd 2 20 MULXU MULXU.B.Rs, Rd 1 12 MULXU MULXU.B.Rs, Rd 1 20 MULXU MULXU.W.Rs, ERd 1 20 NEG NEG.B.Rd 1 20 NEG NEG.B.Rd 1 20 NOP NOP 1 20 NOT NOTB.Rd 1 20 NOT NOT.L ERd 1 20 NOT NOT.L ERd 1 20 NOT NOT.L ERd 1 20 OR OR.B.Rs, Rd 1 20 OR OR.B.Rs, Rd 1 20 OR UR sty.cs, CCR 1 20 21 ORC ORC #xx:8, CCR 1 2 POP POPULERn 2 2 2 ROTL ROTLB Rd 1 2 2 PUSH.UR N1 1 2 <td></td> <td></td> <td>-</td> <td>J</td> <td>ĸ</td> <td>_</td> <td>М</td> <td>N</td>			-	J	ĸ	_	М	N
MULXS MULXSBRs, Rd 2 12 MULXU MULXUBRs, Rd 2 20 MULXU MULXUBRs, Rd 1 12 MULXU MULXUBRs, Rd 1 20 MULXU MULXUBRs, Rd 1 20 MULXU MULXUBRs, Rd 1 20 NEG MEG.B.Rd 1 20 NEG MEG.B.Rd 1 20 NOP NOP 1 20 NOT NOT.B.Rd 1 20 NOT NOT.B.Rd 1 20 NOT NOT.L ERd 1 20 OR OR.B.Rs, Rd 1 20 OR OR.B.Rs, Rd 1 20 OR OR.B.Rs, Rd 1 20 OR OR.K.Rd 1 20 OR OR.V.Rs, Rd 1 20 OR OR.K.Rd 1 20 ORC ORC #xx:8, CCR 1 20 <tr< td=""><td>MOVFPE</td><td>MOVFPE @aa:16, Rd*3</td><td>2</td><td></td><td></td><td>1*³</td><td></td><td></td></tr<>	MOVFPE	MOVFPE @aa:16, Rd*3	2			1* ³		
MULXS.W Rs, ERd 2 20 MULXU MULXU.B Rs, Rd 1 12 MULXU.W Rs, ERd 1 20 NEG NEG.B Rd 1 20 NEG NEG.B Rd 1 20 NEG NEG.W Rd 1 20 NOP NOP 1 20 NOT NOP 1 20 NOT NOTB Rd 1 20 NOT.L ERd 1 20 20 OR OR.B #xx:8, Rd 1 20 OR.W Rs, Rd 1 20 20 OR.W Rs, Rd 1 20 20 OR.W Rs, Rd 1 20 20 ORC ORC #xx8, CCR 1 20 POP POPW Rn 1 2 2 PUSH PUSH.W Rn 1 2 2 PUSH PUSH.W Rd 1 2 2 ROTL ROTL.B Rd 1 2 2 <td>MOVTPE</td> <td>MOVTPE Rs, @aa:16*3</td> <td>2</td> <td></td> <td></td> <td>1*³</td> <td></td> <td></td>	MOVTPE	MOVTPE Rs, @aa:16*3	2			1* ³		
MULXU.W Rs, ERd 1 20 NEG NEG.B Rd 1 1 20 NEG NEG.B Rd 1	MULXS							
NEG.W Rd 1 NOP NOP 1 NOT NOF.B Rd 1 NOT NOT.B Rd 1 NOT.LERd 1	MULXU	,						
NOT NOT.B Rd 1 NOT.W Rd 1 NOT.L ERd 1 OR OR.B #xx:8, Rd 1 OR.B Rs, Rd 1 0R.B Rs, Rd 1 OR.W #xx:16, Rd 2 0R.W #xx:32, ERd 3 OR.L ERs, ERd 2 0R.U Rs, Rd 1 ORC ORC #xx:8, CCR 1 2 POP POPW Rn 1 1 2 PUSH PUSH.W Rn 1 1 2 PUSH PUSH.L ERn 2 2 2 ROTL ROTLB Rd 1 2 2 ROTL ROTL.B Rd 1 2 2 ROTR ROTR.B Rd 1 2 2 ROTXL ROT 1 2 2 ROTXL ROT 1 2 2 ROTXL W Rd 1 1 2 2 ROTXL W Rd 1 ROTXL.W Rd 1 2 ROTXL L ERd	NEG	NEG.W Rd	1					
NOT.W Rd 1 NOT.L ERd 1 OR OR.B #xx:8, Rd 1 OR.B Rs, Rd 1 OR.W #xx:16, Rd 2 OR.W Rs, Rd 1 OR.L ERs, ERd 2 ORC ORC #xx:32, ERd OR 1 2 OR POP.W Rn 1 2 POP POPW Rn 1 2 PUSH PUSH.W Rn 1 2 PUSH PUSH.L ERn 2 2 ROTL ROTLB Rd 1 2 ROTL ROTLB Rd 1 2 ROTL ROTR.B Rd 1 2 ROTR ROTR.B Rd 1 2 ROTXL ROTXL.B Rd 1 2 ROTXL.L ERd 1 2 2	NOP	NOP	1					
OR.B Rs, Rd 1 OR.W #xx:16, Rd 2 OR.W Rs, Rd 1 OR.L #xx:32, ERd 3 OR.L ERs, ERd 2 ORC ORC #xx:8, CCR 1 POP POP.W Rn 1 2 PUSH PUSH.W Rn 1 2 PUSH PUSH.L ERn 2 2 ROTL ROTL.B Rd 1 2 ROTL ROTL.B Rd 1 2 ROTL ROTL.B Rd 1 2 ROTL & ROTR.B Rd 1 1 2 ROTR ROTR.W Rd 1 2 ROTL & ROT RUP RI 1 2 2 ROTL & ROT RUP RI 1 2 2 ROT RUP RIP 1 2 2 ROT RUP RIP 1 2 2	NOT	NOT.W Rd	1					
POP POP.U Rn 1 2 PUSH PUSH.W Rn 1 2 2 2 PUSH PUSH.W Rn 1 2 2 2 ROTL ROTL.B Rd 1 2 2 2 ROTL ROTL.B Rd 1 2 2 2 ROTL ROTL.B Rd 1 2 2 2 ROTL ROTR.B Rd 1 2 2 2 ROTR ROTR.B Rd 1 2 2 2 ROTR ROTR.B Rd 1 2 2 2 ROTXL ROTXL.B Rd 1 2 2 2 ROTXL ROTXL.B Rd 1 2 2 2 2 ROTXL.W Rd 1 2 2 2 2 2 2 ROTXL ROTAR 1 2 2 2 2 2 ROTXL ROTAR 1 2 2	OR	OR.B Rs, Rd OR.W #xx:16, Rd OR.W Rs, Rd OR.L #xx:32, ERd	1 2 1 3					
POPL ERn22PUSHPUSH.W Rn112PUSH L ERn222ROTLROTL.B Rd122ROTLROTL.U Rd122ROTRROTR.B Rd122ROTRROTR.B Rd122ROTXLROTR.L ERd122ROTXLROTXL.B Rd122ROTXLROTXL.B Rd122ROTXLROTXL.L ERd122ROTXRROTXR.B Rd122ROTXRROTXR.B Rd122ROTXR.W Rd1222ROTXR.L ERd1222ROTXR.L ERd1222ROTXR.L ERd1222ROTXR.L ERd1222ROTXR.L ERd1222ROTXR.L ERd1222ROTXR.W Rd1222ROTXR.U ERd1222ROTXR.W Rd1222ROTXR.W Rd1222ROTXR.W Rd1222ROTXR.U ERD1222ROTXR.W Rd1222ROTXR.W Rd1222ROTXR.W Rd1222ROTXR.W Rd122 <t< td=""><td>ORC</td><td>ORC #xx:8, CCR</td><td>1</td><td></td><td></td><td></td><td></td><td></td></t<>	ORC	ORC #xx:8, CCR	1					
PUSH.L ERn222ROTLROTL.B Rd1ROTL.W Rd1ROTL.L ERd1ROTRROTR.B Rd1ROTR.L ERd1ROTXLROTXL.B Rd1ROTXLROTXL.B Rd1ROTXLROTXL.B Rd1ROTXLROTXL.B Rd1ROTXRROTXL.B Rd1ROTXR_RDA1ROTXR_RDA1ROTXR_RDA1ROTXR_RDA1ROTXR_RDA1ROTXR_RDA1ROTXR_RDA1ROTXR_RDA1ROTXR_RDA1ROTXR_RDA1ROTXR_RDA1	POP							
ROTL.W Rd ROTL.L ERd1ROTRROTR.B Rd ROTR.W Rd ROTR.L ERd1ROTXLROTXL.B Rd ROTXL.W Rd ROTXL.W Rd ROTXL.L ERd1ROTXRROTXL.W Rd ROTXL.L ERd1ROTXRROTXR.B Rd ROTXR.B Rd ROTXR.W Rd ROTXR.L ERd1	PUSH						-	
ROTR.W Rd 1 ROTR.L ERd 1 ROTXL ROTXL.B Rd 1 ROTXL.W Rd 1 ROTXL.L ERd 1 ROTXR ROTXR.B Rd 1 ROTXR.W Rd 1 ROTXR.L ERd 1 ROTXR.L ERd 1	ROTL	ROTL.W Rd	1					
ROTXL.W Rd 1 ROTXL.L ERd 1 ROTXR ROTXR.B Rd 1 ROTXR.W Rd 1 ROTXR.L ERd 1	ROTR	ROTR.W Rd	1					
ROTXR.W Rd 1 ROTXR.L ERd 1	ROTXL	ROTXL.W Rd	1					
RTE RTE 2 2 2	ROTXR	ROTXR.W Rd	1					
	RTE	RTE	2		2			2

Instruction	Mnemonic		Instruction Fetch I	Branch Addr. Read J	Stack Operation K	•	Word Data Access M	Internal Operation N
RTS	RTS	Normal*1	2		1			2
		Advanced	2		2			2
SHAL	SHAL.B Rd		1					
	SHAL.W Rd		1					
	SHAL.L ERd		1					
SHAR	SHAR.B Rd		1					
	SHAR.W Rd		1 1					
	SHAR.L ERd		-					
SHLL	SHLL.B Rd		1					
	SHLL.W Rd SHLL.L ERd		1 1					
SHLR	SHLR.B Rd SHLR.W Rd		1 1					
	SHLR.L ERd		1					
SLEEP	SLEEP		1					
STC	STC CCR, R	d	1					
	STC CCR, @		2				1	
	STC CCR, @	(d:16, ERd)) 3				1	
	STC CCR, @) 5				1	
	STC CCR, @		2				1	2
	STC CCR, @		3				1 1	
	STC CCR, @		4					
SUB	SUB.B Rs, R		1					
	SUB.W #xx:1		2 1					
	SUB.W Rs, R SUB.L #xx:32		3					
	SUB.L ERs, E		1					
SUBS	SUBS #1/2/4		1					
SUBX	SUBX #xx:8,	Rd	1					
	SUBX Rs, Ro		1					
TRAPA	TRAPA #x:2	Normal*1	2	1	2			4
		Advanced	2	2	2			4
XOR	XOR.B #xx:8	, Rd	1					
	XOR.B Rs, R		1					
	XOR.W #xx:1	6, Rd	2					
	XOR.W Rs, F		1					
	XOR.L #xx:32		3					
	XOR.L ERs,		2					
XORC	XORC #xx:8,	CCR	1					

Notes: 1. Normal mode is not available in the H8/3001.

2. n is the value set in register R4L or R4. The source and destination are accessed n + 1 times each.

3. Not available in the H8/3001.

Appendix B Register Field

B.1 Register Addresses and Bit Names

Address	Decister	Data				Bit	Names				
Address (low)	Register Name	Bus Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	- Module Name
H'1C											
H'1D											
H'1E											
H'1F											
H'20	_		_	_	_	_	_	_	_	_	
H'21	_		_	_	_	_	_	_		_	_
H'22	_		_	_	_	_	_	_		_	_
H'23	_		_	_	_	_	_	_	_	_	_
H'24	_		_	_	_		_		_	_	-
H'25	_		_	_	_		_		_	_	-
H'26	_		_	_	_	_	_	_	_	_	-
H'27	_		_	_	_	_	_	_	_	_	-
H'28	_		_	_	_	—	—	—	_	_	_
H'29	_		_	_	_	—	—	—	_	_	_
H'2A	—		—	_	—	—	—	—	_	_	_
H'2B	—		—	_	—	—	—	—	_	_	_
H'2C	—		—	_	—	—	—	—	_	_	_
H'2D	—		—	_	—	—	—	—	_	_	_
H'2E	—		—	_	—	—	—	—	_	_	_
H'2F	_		_	—	_	—	_	—	_	_	
H'30	_		_	_	_	_	_	_	_	_	
H'31	_		_	_	_	_	_	_		_	-
H'32	_		_	_	_	_	_	_	_	_	-
H'33	_		_	_	_	_	_	_	_	_	-
H'34	_		_	_	_	_	_	_	_	_	-
H'35	_		_	_	_	_	_	_	_	_	-
H'36	_		_	_	_	_	_	_	_	_	
H'37	—		—	_	—	—	—	—	_	—	_
H'38	—		—	_	—	—	—	—	_	—	_
H'39	—		—	_	—	—	—	—	_	—	_
H'3A	_		_	_	_	_	_	_	_	_	_
H'3B	_		_	_	_	_	_	_	_	_	_
H'3C	_		_	_	_	_	_	_	_	_	_
H'3D	_		_	—	_	_	_	—	—	_	_
H'3E	_		_	—	_	_	_	—	—	_	_
H'3F	_		—	—	_	—	_	—	_	—	

NameWideBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0Module NameH'40H'41H'41H'42H'43H'44H'44 <t< th=""><th>Address</th><th>Register</th><th>Data Bus</th><th></th><th></th><th></th><th>Bir</th><th>t Names</th><th></th><th></th><th></th><th></th></t<>	Address	Register	Data Bus				Bir	t Names				
H41 - - - - - - - - H42 - - - - - - - - - H43 - - - - - - - - - H44 - - - - - - - - - H44 - - - - - - - - - H46 - - - - - - - - - H46 - - - - - - - - - H47 -				Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	 Module Name
H42 - - - - - - - - H43 - - - - - - - - - H43 - - - - - - - - - H44 - - - - - - - - - H44 - - - - - - - - - H45 - - - - - - - - - H46 - - - - - - - - - H47 -	H'40	_		_	_			_		_	_	
H43 - - - - - - - - H44 - - - - - - - - - H45 - - - - - - - - - H46 - - - - - - - - - H46 - - - - - - - - - H47 - - - - - - - - - H48 - - - - - - - - - H48 - - - - - - - - - H44 - - - - - - - - - - H44 - - - - - - - - - - H44 - - - -	H'41	_		_	_							_
H'44 - - - - - - - - H'45 - - - - - - - - - H'46 - - - - - - - - - H'46 - - - - - - - - - H'46 - - - - - - - - - H'47 - - - - - - - - - H'48 - - - - - - - - - H'44 - - - - - - - - - H'44 - - - - - - - - - - H'44 - - - - - - - - - - H'44 - - - -	H'42	_		_	_							_
H45 - - - - - - - - H46 - - - - - - - - - H47 - - - - - - - - - - H48 - - - - - - - - - H48 - - - - - - - - - H44 - - - - - - - - - H44 - - - - - - - - - H44 - - - - - - - - - - H44 - - - - - - - - - - - H44 - - - - - - - - - - - H44 -	H'43	_		_	_							_
H46 - - - - - - - - H47 - - - - - - - - - H48 - - - - - - - - - H48 - - - - - - - - - H48 - - - - - - - - - H48 - - - - - - - - - H44 - - - - - - - - - H44 -	H'44	_		_		_			_			_
H47 - - - - - - - H48 - - - - - - - - H49 - - - - - - - - - H44 - - - - - - - - - H44 - - - - - - - - - H48 - - - - - - - - - H47 - - - - - - - - - H47 - - - - - - - - - - H47 - - - - - - - - - - - H47 - - - - - - - - - - - - - - - - - <td>H'45</td> <td>_</td> <td></td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td>	H'45	_		_	_	_	_	_	_	_	_	_
H'48 - - - - - - - - H'49 - - - - - - - - - H'44 - - - - - - - - - H'48 - - - - - - - - - H'48 - - - - - - - - - H'48 - - - - - - - - - H'40 - - - - - - - - - H'41 - - - - - - - - - - H'42 - - - - - - - - - - - H'44 - - - - - - - - - - - - - -	H'46	_		_	_	_	_	_	_	_	_	_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	H'47	_		_	_	_	_	_	_	_	_	_
H'4A - - - - - - - - H'4B - - - - - - - - - H'4C - - - - - - - - - H'4D - - - - - - - - - H'4E - - - - - - - - - H'4E - - - - - - - - - H'4F - - - - - - - - - H'50 - - - - - - - - - H'51 - - - - - - - - - H'52 - - - - - - - - - H'53 - - - - - -	H'48	_		_	_	_	_	_	_	_	_	_
H4B - - - - - - - - H4C - - - - - - - - - H4D - - - - - - - - - H4E - - - - - - - - - H4E - - - - - - - - - H4E - - - - - - - - - H4E - - - - - - - - - H4E -	H'49			_	_	_	_	_		_	_	—
H4C - - - - - - - - H4D - - - - - - - - - H4E - - - - - - - - - H4E - - - - - - - - - H4E - - - - - - - - - H4F - - - - - - - - - H50 - - - - - - - - - H51 -	H'4A			_	_	_	_	_		_	_	—
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	H'4B			_	_	_	_	_		_	_	—
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	H'4C			_	_	_	_	_		_	_	—
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	H'4D			_	_	_	_	_		_	_	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	H'4E			_	_	_	_	_		_	_	—
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	H'4F			_	_	_	_	_		_	_	—
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	H'50			_	_	_	_	_		_	_	—
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	H'51			_	_	_	_	_		_	_	—
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	H'52										_	—
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	H'53	_					_					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	H'54	_					_					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	H'55	_					_					
H'58 - - - - - - - - H'59 - - - - - - - - - H'50 - - - - - - - - - H'58 - - - - - - - - H'58 - - - - - - - - H'50 - - - - - - - - H'52 - - - - - - - - H'50 - - - - - - - - H'52 - - - - - - - - - H'5E - - - - - - - -	H'56	_					_					
H'59 - - - - - - - H'5A - - - - - - - - H'5B - - - - - - - - - H'5B - - - - - - - - H'5C - - - - - - - - H'5D - - - - - - - - H'5E - - - - - - - - H'5E - - - - - - - - H'5E - - - - - - - -	H'57										_	—
H'5A - - - - - - - H'5B - - - - - - - - - H'5C - - - - - - - - - H'5C - - - - - - - - H'5D - - - - - - - - H'5E - - - - - - - -	H'58			_	_	_	_	_		_	_	—
H'5B - - - - - - - H'5C - - - - - - - - H'5D - - - - - - - - H'5D - - - - - - - - H'5D - - - - - - - - H'5D - - - - - - - - H'5D - - - - - - - - H'5E - - - - - - - - H'5E - - - - - - - - H'5E - - - - - - - - H'5E - - - - - - - - H'5E - - - - - -<	H'59			_	_	_	_	_		_	_	—
H'5C — — — — — — — — — — — — H'5D — — — — — — — — — — — — H'5E — — — — — — — — — — — —	H'5A										_	—
H'5D — — — — — — — — — — — — — — — — — — —	H'5B			_	_	_	_	_		_	_	—
H'5E	H'5C											-
	H'5D			_	_	_	_	_		_	_	—
H'5F — — — — — — — —	H'5E			_	_	_	_	_		_	_	—
	H'5F				_	_	_	_		_	_	

Address	Register	Data Bus	Dit Names									
(low)	Name	Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	
H'60	TSTR	8	_	_	_	STR4	STR3	STR2	STR1	STR0	ITU	
H'61	TSNC	8	_	_	_	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	(all channels)	
H'62	TMDR	8		MDF	FDIR	PWM4	PWM3	PWM2	PWM1	PWM0	_	
H'63	TFCR	8	_	_	_	_	BFB4	BFA4	BFB3	BFA3	_	
H'64	TCR0	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	ITU channel 0	
H'65	TIOR0	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0	_	
H'66	TIER0	8	_	_	_	_	_	OVIE	IMIEB	IMIEA	_	
H'67	TSR0	8	_	_	_	_	_	OVF	IMFB	IMFA	_	
H'68	TCNT0H	16									_	
H'69	TCNT0L	_									_	
H'6A	GRA0H	16									_	
H'6B	GRA0L	_									_	
H'6C	GRB0H	16									_	
H'6D	GRB0L	_									_	
H'6E	TCR1	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	ITU channel 1	
H'6F	TIOR1	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0	-	
H'70	TIER1	8	_	_		_	_	OVIE	IMIEB	IMIEA	=	
H'71	TSR1	8	_	_	_	_	_	OVF	IMFB	IMFA	_	
H'72	TCNT1H	16									_	
H'73	TCNT1L	_									_	
H'74	GRA1H	16									_	
H'75	GRA1L	_									_	
H'76	GRB1H	16									-	
H'77	GRB1L	_									_	
H'78	TCR2	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	ITU channel 2	
H'79	TIOR2	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0	_	
H'7A	TIER2	8	_	_	_	_	_	OVIE	IMIEB	IMIEA	-	
H'7B	TSR2	8	_	_	_	_	_	OVF	IMFB	IMFA	-	
H'7C	TCNT2H	16									-	
H'7D	TCNT2L	_									-	
H'7E	GRA2H	16									-	
H'7F	GRA2L										_	
H'80	GRB2H	16									=	
											_	

Legend

ITU: 16-bit integrated timer unit

Address	Register	Data Bus				Bit	Names				
(low)	Name	Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'82	TCR3	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	ITU channel 3
H'83	TIOR3	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0	-
H'84	TIER3	8	_	_	_	_	_	OVIE	IMIEB	IMIEA	-
H'85	TSR3	8	_	_	_	_	_	OVF	IMFB	IMFA	-
H'86	TCNT3H	16									-
H'87	TCNT3L	_									-
H'88	GRA3H	16									-
H'89	GRA3L	_									-
H'8A	GRB3H	16									-
H'8B	GRB3L	_									-
H'8C	BRA3H	16									-
H'8D	BRA3L	_	-								-
H'8E	BRB3H	16									-
H'8F	BRB3L	-	-								-
H'90	TOER	8	_	_	_	_	EB3	EB4	EA4	EA3	ITU
H'91	—		—	—	—	_	_	—	—	—	(all channels)
H'92	TCR4	8	—	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	ITU channel 4
H'93	TIOR4	8	—	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0	_
H'94	TIER4	8	—	—	—	_	—	OVIE	IMIEB	IMIEA	
H'95	TSR4	8	—	—	—	_	—	OVF	IMFB	IMFA	
H'96	TCNT4H	16									_
H'97	TCNT4L										_
H'98	GRA4H	16									_
H'99	GRA4L										_
H'9A	GRB4H	16									_
H'9B	GRB4L										_
H'9C	BRA4H	16									_
H'9D	BRA4L										_
H'9E	BRB4H	16									_
H'9F	BRB4L										
Lagand											

Legend ITU: 16-bit integrated timer unit

Address	Register	Data Bus				Bit I	Names				
(low)	Name	Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'A0	TPMR	8	_	_	_	_	_	G2NOV	G1NOV	G0NOV	TPC
H'A1	TPCR	8	_	_	G2CMS1	G2CMS0	G1CMS1	G1CMS0	G0CMS1	G0CMS0	
H'A2	NDERB	8	_	_	_	_	NDER11	NDER10	NDER9	NDER8	
H'A3	NDERA	8	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	NDER0	
H'A4	NDRB*	8	_	_	_	_	NDR11	NDR10	NDR9	NDR8	
		8	_	_	_	_	_	_	_	_	
H'A5	NDRA*	8	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR0	
		8	NDR7	NDR6	NDR5	NDR4	_	_	_	_	
H'A6	NDRB*	8	_	_	_	_	_	_	_	_	
		8	_	_	_	_	NDR11	NDR10	NDR9	NDR8	
H'A7	NDRA*	8	_	_	_	_	_	_	_	_	
		8	_	_	_	_	NDR3	NDR2	NDR1	NDR0	
H'A8	TCSR	8	_	_	_	_	_	_	_	_	
H'A9	TCNT	8	_	_	_	_	_	_	_	_	
H'AA	_		_	_	_	_	_	_	_	_	
H'AB	_		_	_	_	_	_	_	_	_	
H'AC	_		_	_	—	_	—	_	_	_	
H'AD	_		_	_	_	_	_	_	_	_	
H'AE	_		_	_	_	_	_	_	_	_	
H'AF	_		_	_	_	_	_	_	_	_	
H'B0	SMR	8	C/Ā	CHR	PE	O/Ē	STOP	MP	CKS1	CKS0	SCI channel 0
H'B1	BRR	8									
H'B2	SCR	8	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	
H'B3	TDR	8									
H'B4	SSR	8	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	
H'B5	RDR	8									
H'B6	_		_	_	_	_	_	_	_		
H'B7	_		_	_	_	_	_	_	_	_	

Note: * The address depends on the output trigger setting.

Legend

TPC: Programmable timing pattern controller

SCI: Serial communication interface

Address	Register	Data Bus									
(low)	Name	Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'B8	_		_	_	_	_	_	_	_	_	
H'B9	_		_	_	_	_	_	_	_	_	
H'BA	_		_	_	_	_	_	_	_	_	
H'BB	_		_	_	_	_	_	_	_	_	
H'BC	_		_	_	_	_	_	_	_	_	
H'BD	_		_	_	_	_	_	_	_	_	
H'BE	_		_	_	_	_	_	_	_	_	
H'BF	_		_	_	_	_	_	_	_	_	
H'C0	_		_	_	_	_	_	_	_	_	
H'C1	_		_				_	_	_	_	
H'C2	_		_	_	_	_	_	_	_	_	
H'C3	_		_	_	_	_	_	_	_	_	
H'C4	_		_	_	_	_	_	_	_	_	
H'C5	P4DDR	8	P47DDR	P4 ₆ DDR	P45DDR	P4 ₄ DDR	P43DDR	P42DDR	P41DDR	P4 ₀ DDR	Port 4
H'C6	_		_	_	_	_	_	_	_	_	
H'C7	P4DR	8	P4 ₇	P4 ₆	P4 ₅	P4 ₄	P43	P42	P4 ₁	P4 ₀	Port 4
H'C8	_		_	_	_	_	_	_	_	_	
H'C9	P6DDR	8	_	_	_	_	_	P6 ₂ DDR	P6 ₁ DDR	P6 ₀ DDR	Port 6
H'CA	_		_	_	_	_	_	_	_	_	
H'CB	P6DR	8	_	_	_	_	_	P6 ₂	P6 ₁	P6 ₀	Port 6
H'CC	_		_	_	_	_	_	_	_	_	
H'CD	P8DDR	8	_	_	_	_	_	_	P81DDR	P8 ₀ DDR	Port 8
H'CE	P7DR	8	_	_	_	_	P7 ₃	P72	P7 ₁	P7 ₀	Port 7
H'CF	P8DR	8	_	_	_	_	_		P8 ₁	P8 ₀	Port 8
H'D0	P9DDR	8	_	_	_	P9 ₄ DDR	_	P9 ₂ DDR	_	P9 ₀ DDR	Port 9
H'D1	PADDR	8	PA7DDR	PA ₆ DDR	PA ₅ DDR	PA ₄ DDR	PA3DDR	PA ₂ DDR	PA1DDR	PA ₀ DDR	Port A
H'D2	P9DR	8	_	_	_	P9 ₄	_	P9 ₂	_	P9 ₀	Port 9
H'D3	PADR	8	PA ₇	PA ₆	PA ₅	PA ₄	PA3	PA ₂	PA ₁	PA ₀	Port A
H'D4	PBDDR	8	_	_	_	_	PB ₃ DDR	PB ₂ DDR	PB1DDR	PB ₀ DDR	Port B
H'D5	_		_	_	_	_	_	_	_	_	
H'D6	PBDR	8	_	_	_	_	PB ₃	PB ₂	PB ₁	PB ₀	Port B
H'D7			_		_	_			_	_	

Address	Register	Data Bus				Bit I	Names				
(low)	Name	Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	- Module Name
H'D8	_		_	_	_	_	_	_	_	_	
H'D9	_		_	_	_	_	_	_	_	_	
H'DA	P4PCR	8	P47PCR	P4 ₆ PCR	P45PCR	P4 ₄ PCR	P43PCR	P4 ₂ PCR	P4 ₁ PCR	P4 ₀ PCR	Port 4
H'DB	—		_	_	_	—	—	_	_	—	
H'DC	_		_	_	_	—	—	_	_	_	
H'DD	_		_	_	_	—	—	_	_	_	
H'DE	_		_	_	_	—	—	_	_	_	
H'DF	_		_	_	_	_	_	_	_	_	-
H'E0	ADDRAH	8	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	A/D
H'E1	ADDRAL	8	AD1	AD0	_	_	_	_	_	_	
H'E2	ADDRBH	8	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
H'E3	ADDRBL	8	AD1	AD0	_	_	_	_	_	_	
H'E4	ADDRCH	8	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
H'E5	ADDRCL	8	AD1	AD0	_	_	_	_	_	_	
H'E6	ADDRDH	8	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
H'E7	ADDRDL	8	AD1	AD0	_	_	_	_	_	_	
H'E8	ADCSR	8	ADF	ADIE	ADST	SCAN	CKS	CH2	CH1	CH0	
H'E9	ADCR	8	TRGE	_	_	_	_	_	_	_	
H'EA	_		_	_	_	_	_	_	_	_	
H'EB	_		_	_	_	_	_	_	_	_	
H'EC	ABWCR	8	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	Bus controller
H'ED	ASTCR	8	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	
H'EE	WCR	8	_	_	_	_	WMS1	WMS0	WC1	WC0	
H'EF	WCER	8	WCE7	WCE6	WCE5	WCE4	WCE3	WCE2	WCE1	WCE0	

Legend

A/D: A/D converter

Address	Register	Data Bus				Bit I	Names				
(low)	Name	Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'F0	_		—	—	—	_	_	—	_	_	
H'F1	MDCR	8	—	—	—	_	_	MDS2	MDS1	MDS0	System control
H'F2	SYSCR	8	SSBY	STS2	STS1	STS0	UE	NMIEG	—	RAME	-
H'F3	BRCR	8	_	_	_	_	_	_	—	BRLE	Bus controller
H'F4	ISCR	8	_	_	_	IRQ4SC	_	_	IRQ1SC	IRQ0SC	Interrupt
H'F5	IER	8	—	—	—	IRQ4E	_	_	IRQ1E	IRQ0E	controller
H'F6	ISR	8	—	—	—	IRQ4F	_	_	IRQ1F	IRQ0F	
H'F7	—		—	—	—	_	_	_	—	_	
H'F8	IPRA	8	IPRA7	IPRA6	—	IPRA4	_	IPRA2	IPRA1	IPRA0	Interrupt
H'F9	IPRB	8	IPRB7	IPRB6	—	_	IPRB3	_	IPRB1	_	controller
H'FA	—		—	—	—	_	_	_	—	_	
H'FB	—		—	—	—	_	_	_	—	_	
H'FC	—		—	—	—	_	_	_	—	_	
H'FD	—		—	—	—	_	_	_	—	_	
H'FE	_		_	_			_	_	_	_	
H'FF	_		_	_	_	_	_	_	_	_	

B.2 Register Descriptions







TMDR—Timer Mode Register



Channel 2 operates normally
 Channel 2 operates in phase counting mode

TFCR—Timer Function Control Register


TCR0—Timer Control Register 0

Bit	7	6		5	4	3	2	1	0				
		CCLR	CC	CLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0				
Initial value	1	0		0	0	0	0	0	0				
Read/Write	_	R/W	F	R/W	R/W	R/W	R/W	R/W	R/W				
		[
		Tim	er pre	escale	r 2 to 0								
		Bi	-	Bit 1	Bit 0								
		TPS	SC2 T	PSC1	TPSC0	TCNT Cloo	ck Source						
		()	0	0	Internal clo	ock: ø						
					1	Internal clo	ock: ø/2						
				1	0	Internal clo	ock: ø/4						
					1	Internal clo	ock: ø/8						
				0	0	External cl	ock A: TC	LKA input					
					1	External cl		•					
				1	0	External cl	ock C: TC	LKC input					
					1	External cl	ock D: TC	LKD input					
		clock edg	je 1 a	nd 0									
		Bit 4	Bit 3										
		CKEG1 C	KEG0	Cour	nted Edg	es of Exterr	nal Clock						
		0	0	Risir	ng edges	counted							
			1		• •	counted		_					
		1	_	Both	edges c	ounted							
	Cou	nter clear	1 and	d 0									
	Bit	6 Bit 5											
	CCL	.R1 CCLR	0 ТС	NT CI	ear Sour	се							
	0	0	ТС	TCNT is not cleared									
		1		TCNT is cleared by GRA compare match or input capture									
	1	0	TCNT is cleared by GRB compare match or input capture Synchronous clear: TCNT is cleared in synchronization										
		1	Sy	nchror	nous clea	ar: TCNT is with othe	cleared in r synchror	synchroni ized timer	zation s				
		1											

ITU0

Bit		7	6	5	4	3	2	1	0
		—	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0
Initial value	e	1	0	0	0	1	0	0	0
Read/Write	е	—	R/W	R/W	R/W	—	R/W	R/W	R/W
	I/O con	trol A2	to A0	r					
	Bit 2	Bit 1	Bit 0						
	IOA2	IOA1	IOA0	GRA Funct	tion				
	0	0	0	GRA is an	output	No output a	at compare	e match	
			1	compare re	egister	0 output at	GRA com	pare matc	h
		1	0		-	1 output at	GRA com	pare matc	h
			1			Output togg	gles at GR	A compare	e match
	1	0	0	GRA is an	input	GRA captu	res rising	edge of inp	out
			1	capture reg	gister	GRA captu	res falling	edge of in	put
		1	0			GRA captu	res both e	dges of in	out
			1						
					1				

I/O control B2 to B0

-				
Bit 6	Bit 5	Bit 4		
IOB2	IOB1	IOB0	GRB Function	
0	0	0	GRB is an output	No output at compare match
		1	compare register	0 output at GRB compare match
	1	0		1 output at GRB compare match
		1		Output toggles at GRB compare match
1	0	0	GRB is an input	GRB captures rising edge of input
		1	capture register	GRB captures falling edge of input
	1	0		GRB captures both edges of input
		1		

TIER—Timer Interrupt Enable Register



TSR0—Timer Status Register 0



Note: * Only 0 can be written, to clear the flag.

TCNT0 H/L—Timer Counter 0 H/L

ITU0



Note: Bit functions are the same as for ITU0.

Bit	7	6	5	4	3	2	1	0
	—	IOB2	IOB1	IOB0		IOA2	IOA1	IOA0
Initial value	1	0	0	0	1	0	0	0
Read/Write	_	R/W	R/W	R/W	_	R/W	R/W	R/W

Note: Bit functions are the same as for ITU0.

TIER1—Timer	Interrup	t Enable l	Register 1	-		H'70		ITU1		
Bit	7	6	5	4	3	2	1	0	_	
	—	—	—	_	—	OVIE	IMIEB	IMIEA		
Initial value	1	1	1	1	1	0	0	0		
Read/Write	—	_	—	_	—	R/W	R/W	R/W		

Note: Bit functions are the same as for ITU0.

TSR1—Timer S	Status Reg	gister 1				H'71		ITU	1
Bit	7	6	5	4	3	2	1	0	
	—	—	_	_	_	OVF	IMFB	IMFA	
Initial value	1	1	1	1	1	0	0	0	
Read/Write	—	—	—	—	—	R/(W)*	R/(W)*	R/(W)*	

Notes: Bit functions are the same as for ITU0. * Only 0 can be written, to clear the flag.



Note: Bit functions are the same as for ITU0.

GRA1 H/L—General Register A1 H/L

Bit 12 11 Initial value Read/Write

Note: Bit functions are the same as for ITU0.

GRB1 H/L—G	GRB1 H/L—General Register B1 H/L												77			ITU1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	' R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Note: Bit functions are the same as for ITU0.																
TCR2—Timer	TCR2—Timer Control Register 2 H'78													ITU2		
Bit	7	7	6	6	5	5	4	1	3	3	2	2	1	1)
	-	-	CCI	_R1	CCI	_R0	CKE	EG1	CKE	EG0	TPS	SC2	TPS	SC1	TPS	SC0
Initial value	1		()	C)	()	C)	C)	()	()

Notes: 1. Bit functions are the same as for ITU0.

R/W

R/W

Read/Write

2. When channel 2 is used in phase counting mode, the counter clock source selection by bits TPSC2 to TPSC0 is ignored.

R/W

R/W

R/W

R/W

R/W

Bit	7	6	5	4	3	2	1	0
	—	IOB2	IOB1	IOB0	—	IOA2	IOA1	IOA0
Initial value	1	0	0	0	1	0	0	0
Read/Write	—	R/W	R/W	R/W	—	R/W	R/W	R/W

Note: Bit functions are the same as for ITU0.





Note: * Only 0 can be written, to clear the flag.



GRA2 H/L—General Register A2 H/L

H'7E, H'7F

ITU2

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Note: Bit func	tions a	are th	e san	ne as	for l	TU0.										

GRB2 H/L—G	GRB2 H/L—General Register B2 H/L											0, H'	81			ITU2
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value Read/Write	-	1 R/W	1 R/W	1 R/W	•	•	•	1 R/W	•	•	•	1 R/W	1 R/W	1 R/W	•	1 R/W

Note: Bit functions are the same as for ITU0.

TCR3—Timer	Control F	Register 3				H'82		ITU3	;
Bit	7	6	5	4	3	2	1	0	
	—	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	
Initial value	1	0	0	0	0	0	0	0	
Read/Write	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Note: Bit functions are the same as for ITU0.

TIOR3—Timer	· I/O Con	trol Regis	ter 3			H'83		ITU	3
Bit	7	6	5	4	3	2	1	0	_
		IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0	
Initial value	1	0	0	0	1	0	0	0	
Read/Write	—	R/W	R/W	R/W	—	R/W	R/W	R/W	

Note: Bit functions are the same as for ITU0.





Note: * Only 0 can be written, to clear the flag.



GRA3 H/L—General Register A3 H/L

H'88, H'89

ITU3



Used to buffer GRB



1 TIOCB₃ is enabled for output according to TIOR3 and TFCR settings

Bit	7	6	5	4	3	2	1	0
	—	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
Initial value	1	0	0	0	0	0	0	0
Read/Write	_	R/W						

Note: Bit functions are the same as for ITU0.

TIOR4—Timer	· I/O Con	trol Regis	ter 4			Н'93		ITU4	4
Bit	7	6	5	4	3	2	1	0	_
	—	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0	
Initial value	1	0	0	0	1	0	0	0	
Read/Write	—	R/W	R/W	R/W	_	R/W	R/W	R/W	

Note: Bit functions are the same as for ITU0.

TIER4—Timer	Interrup	t Enable l	Register 4			Н'94		ITU	4
Bit	7	6	5	4	3	2	1	0	
	—	—	—	—	_	OVIE	IMIEB	IMIEA	
Initial value	1	1	1	1	1	0	0	0	
Read/Write	—		_	_	_	R/W	R/W	R/W	

Note: Bit functions are the same as for ITU0.

TSR4—Timer	Status Reg	gister 4				ITU4		
Bit	7	6	5	4	3	2	1	0
	_	_	_	_		OVF	IMFB	IMFA
Initial value	1	1	1	1	1	0	0	0
Read/Write	_	_	_	_	_	R/(W)*	R/(W)*	R/(W)*

Notes: Bit functions are the same as for ITU0. * Only 0 can be written, to clear the flag.

TCNT4 H/L—Timer Counter 4 H/L

441

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Note: Bit functi	ions a	are th	e san	ne as	s for l	TU3.										
GRA4 H/L—G	enera	al Re	giste	r A4	H/L						H'9	8, H'	99			ITU4
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Note: Bit functi	ions a	are th	e san	ne as	s for I	103.										
GRB4 H/L—G	enera	al Re	gister	r B4	H/L						H'9	A, H	'9B			ITU4
			-			10										
GRB4 H/L—Ge Bit	ener a 15	al Re 14	gistei 13	r B4	H/L	10	9	8	7	6	H'9 5	A, H 4	' 9B 3	2	1	ITU4
Bit	15	14	13	12	11					_	5	4	3			0
Bit Initial value	15	14	13	12	11	1	1	1	1	1	5	4	3	1	1	0
Bit	15	14	13	12	11	1	1	1	1	1	5	4	3	1	1	0
Bit Initial value	15 1 R/W	14 1 R/W	13 1 R/W	12 1 R/W	11 1 R/W	1 R/W	1	1	1	1	5	4	3	1	1	0
Bit Initial value Read/Write	15 1 R/W	14 1 R/W are th	13 1 R/W e san	12 1 R/W me as	11 1 R/W	1 R/W	1	1	1	1	5 1 R/W	4	3 1 R/W	1	1	0
Bit Initial value Read/Write Note: Bit functi	15 1 R/W	14 1 R/W are th	13 1 R/W e san	12 1 R/W me as	11 1 R/W s for I	1 R/W	1	1	1	1	5 1 R/W	4 1 R/W	3 1 R/W	1	1	0 1 R/W
Bit Initial value Read/Write Note: Bit functi	15 1 R/W ions a	14 1 R/W are th Regi	13 1 R/W e san	12 1 R/W me as A4 H	11 1 R/W s for I	1 R/W TU3.	1 R/W	1 R/W	1 R/W	1 R/W	5 1 R/W H'9	4 1 R/W	3 1 R/W	1 R/W	1 R/W	0 1 R/W
Bit Initial value Read/Write Note: Bit functi	15 1 R/W ions a	14 1 R/W are th Regi	13 1 R/W e san	12 1 R/W me as A4 H	11 1 R/W s for I	1 R/W TU3.	1 R/W	1 R/W	1 R/W	1 R/W	5 1 R/W H'9	4 1 R/W	3 1 R/W	1 R/W	1 R/W	0 1 R/W

Note: Bit functions are the same as for ITU3.

H'96, H'97

ITU4

BRB4 H/L—Buffer Register B4 H/L

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W															

Note: Bit functions are the same as for ITU3.

TPMR—TPC	: Oı	itput M	ode Regist	ter			H'A0		TPC
Bit	_	7	6	5	4	3	2	1	0
		—	_	—	—	—	G2NOV	G1NOV	G0NOV
Initial value		1	1	1	1	0	0	0	0
Read/Write		_	_	_	_	R/W	R/W	R/W	R/W
		0 Nor Out 1 Nor) non-ove mal TPC c put values n-overlappi nd B in the	output in g change a ng TPC o	t compare utput in gr	oup 0, cor			
	Gr	oup 1 no	on-overlap)					
	0		I TPC outp			atch A in t	he selecte	d ITU chai	nnel.
	1		verlapping B in the se			o 1, contro	lled by cor	mpare mat	ch
Gr	oup	2 non-0	overlap						

0	Normal TPC output in group 2. Output values change at compare match A in the selected ITU channel.
1	Non-overlapping TPC output in group 2, controlled by compare match A and B in the selected ITU channel

TPCR—TPC Output Control Register

Bit	7	6	5	4	3	2	1	0
	G3CMS1	G3CMS0	G2CMS1	G2CMS0	G1CMS1	G1CMS0	G0CMS1	G0CMS0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

Bit 1	Bit 0	
G0CMS1	GOCMSC	Description
0	0	TPC output group 0 (TP ₃ to TP ₀) is triggered by compare match in ITU channel
	1	TPC output group 0 (TP ₃ to TP ₀) is triggered by compare match in ITU channe
1	0	TPC output group 0 (TP ₃ to TP ₀) is triggered by compare match in ITU channe
	1	TPC output group 0 (TP ₃ to TP ₀) is triggered by compare match in ITU channe
Group 1 c Bit 3	ompare m Bit 2	atch select 1 and 0
G1CMS1	G1CMS0	Description
0	0	TPC output group 1 (TP7 to TP4) is triggered by compare match in ITU channel (
	1	TPC output group 1 (TP ₇ to TP ₄) is triggered by compare match in ITU channel $^{\circ}$
1	0	TPC output group 1 (TP $_7$ to TP $_4$) is triggered by compare match in ITU channel 2
	1	TPC output group 1 (TP7 to TP4) is triggered by compare match in ITU channel 3
oup 2 col	npare ma	tch select 1 and 0
Bit 5	Bit 4	

L	BILD	Bit 4	
	G2CMS1	G2CMS0	Description
	0	0	TPC output group 2 (TP ₁₁ to TP ₈) is triggered by compare match in ITU channel 0
		1	TPC output group 2 (TP ₁₁ to TP ₈) is triggered by compare match in ITU channel 1
	1	0	TPC output group 2 (TP ₁₁ to TP ₈) is triggered by compare match in ITU channel 2
		1	TPC output group 2 (TP ₁₁ to TP ₈) is triggered by compare match in ITU channel 3

Group 3 compare match select 1 and 0

Bit 7	Bit 6	
G3CMS1	G3CMS0	Description
0	0	TPC output group 3 is triggered by compare match in ITU channel 0
	1	TPC output group 3 is triggered by compare match in ITU channel 1
1	0	TPC output group 3 is triggered by compare match in ITU channel 2
	1	TPC output group 3 is triggered by compare match in ITU channel 3

H'A1

Bit	7	6	5	4	3	2	1	0
	—		—	—	NDER11	NDER10	NDER9	NDER8
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Next data enable 11 to 8

Bits 3 to 0	
NDER11 to NDER8	Description
0	TPC outputs TP_{11} to TP_8 are disabled (NDR11 to NDR8 are not transferred to PB_3 to PB_0)
1	TPC outputs TP_{11} to TP_8 are enabled (NDR11 to NDR8 are transferred to PB_3 to PB_0)

NDERA—Next Data	Enable	Register A
-----------------	--------	-------------------

Bit	7	6	5	4	3	2	1	0
	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	NDER0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

Next data enable 7 to 0

Bits 7 to 0	
NDER7 to NDER0	Description
0	TPC outputs TP ₇ to TP ₀ are disabled (NDR7 to NDR0 are not transferred to PA_7 to PA_0)
1	TPC outputs TP ₇ to TP ₀ are enabled (NDR7 to NDR0 are transferred to PA_7 to PA_0)

H'A3

H'A2

TPC

NDRB—Next Data Register B

Same output trigger for TPC output groups 2 and 3 ٠

Address H'FFA4

Bit	7	6	5	4	3	2	1	0
	_	_	_	_	NDR11	NDR10	NDR9	NDR8
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
						Next outp TPC outp		
Address H'FFA6								
Bit	7	6	5	4	3	2	1	0
	—	_	_	_	—	_	_	_

A

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	_	_
Initial value	1	1	1	1	1	1	1	1
Read/Write	—	—	—	_	—	—	—	_

Different output triggers for TPC output groups 2 and 3 ٠

Address H'FFA4

Bit	7	6	5	4	3	2	1	0
		_	—	—	_	—		—
Initial value	0	0	0	0	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	—	—	—	—

Address H'FFA6

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	NDR11	NDR10	NDR9	NDR8
Initial value	1	1	1	1	0	0	0	0
Read/Write	—	—	—	—	R/W	R/W	R/W	R/W
						Next outp TPC outp		

TPC

H'A4/H'A6

NDRA—Next Data Register A

H'A5/H'A7

TPC

• Same output trigger for TPC output groups 0 and 1

Address H'FFA5

Bit	7	6	5	4	3	2	1	0
	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		Next outp TPC outp				Next outp TPC outp		

Address H'FFA7

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	_			_
Initial value	1	1	1	1	1	1	1	1
Read/Write	_	_	_	_	_	_	_	_

• Different output triggers for TPC output groups 0 and 1

Address H'FFA5

Bit	7	6	5	4	3	2	1	0
	NDR7	NDR6	NDR5	NDR4	—			—
Initial value	0	0	0	0	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	_	_	_	_
			ut data for ut group 1					

Address H'FFA7

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	NDR3	NDR2	NDR1	NDR0
Initial value	1	1	1	1	0	0	0	0
Read/Write	—	—	—	—	R/W	R/W	R/W	R/W
						Next outp TPC outp		



Communication mode

0	Asynchronous mode
1	Synchronous mode

BRR—Bit Rate Register





Serial communication bit rate setting

C	CIT
	C.I.

Bit			7		6	5		4	3	2	1	0		
		TIE	Ξ	RIE	TE	F	RE	MPIE	TEIE	CKE1	CKE0			
Initial value 0				0	0	1	0	0	0	0	0			
Read/Write R/W R/W R/W							R	./W	R/W	R/W	R/W	R/W		
			Clock	enable	1 and ()								
	Bit 1 Bit 0													
			CKE1	CKE0	Clock	Selection a	and C	Dutput						
	0 0 /				Async	hronous m	ode	Interr outpu		CK pin ava	ailable for g	eneric input/		
					Synch	ronous mo	ode	Interr	nal clock, S	CK pin use	ed for serial	clock output		
				1		hronous m		Interr	nal clock, S	CK pin use	ed for clock	output		
					-	ronous mo						clock output		
	1 0			Asynchronous mode			External clock, SCK pin used for clock input							
					Synchronous mode			External clock, SCK pin used for serial clock input						
				1	Asynchronous mode			External clock, SCK pin used for clock input						
					Synch	Synchronous mode External clock, SCK pin used for serial of						I clock input		
		Tra	ansmit	-end ir	nterrup	t enable								
		0	Trans	smit-en	nd interr	upt reque	sts (TEI) are disabled						
		1	Trans	smit-en	nd interr	upt reque	sts (TEI) are enabled						
	M	ulti	proces	sor in	terrupt	enable								
	0	Ν	/lultipro	cessor	· interru	pts are dis	sable	ed (normal receive operation)						
	1	Ν	/lultipro	cessor	· interru	pts are en	able	d						
							— F	Receiv	ve enable					
			enabl			1	Γ	0 Tr	ansmitting	is disable	ed			
			smitting	-		-		1 Tr	ansmitting	ı is enable	d			
			smitting	•										
Rec			errupt									7		
0									nterrupt red			_		
					(i) and i	receive-er	ror (E	=RI) ir	nterrupt red	quests are	enabled			
Transr			-]					
						equest (T								
1 Tra	1 Transmit-data-empty interrupt request (TXI) is enabled													



SSR—Serial Status Register





1 [Setting conditions] Reset or transition to standby mode. TE is 0 in SCR Data is transferred from TDR to TSR, enabling new data to be written in TDR.

Note: * Only 0 can be written, to clear the flag.



Data for port 4 pins





Note: * Determined by pins $P7_3$ to $P7_0$.



Bit	7	6	5	4	3	2	1	0
	_	—		P9 ₄ DDR		P9 ₂ DDR	—	P90DDR
Initial value	1	1	0	0	0	0	0	0
Read/Write	—	—	W	W	W	W	W	W

Port 9 input/output select

0	Generic input
1	Generic output

PADDR—Port A Data Direction Register

Bit		7	6	5	4	3	2	1	0
		PA7DDR	PA ₆ DDR	PA ₅ DDR	PA ₄ DDR	PA ₃ DDR	PA ₂ DDR	PA ₁ DDR	PA ₀ DDR
Modes	Initial value	e 0	0	0	0	0	0	0	0
1, 2	Read/Write	e W	W	W	W	W	W	W	W
Modes	Initial value	e 1	0	0	0	0	0	0	0
3, 4	Read/Write	» —	W	W	W	W	W	W	W
				Por	rt A input/	output se	lect		
				0	Generic i	nput			
				1					



Data for port A pins

PBDDR—Port B Data Direction Register



Note: Valid when the corresponding P4DDR bit is cleared to 0 (designating generic input).

ADDRA H/L—A/D Data Register A H/L

H'E0, H'E1





ADDRD H/L—A/D Data Register D H/L

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	_	—		_		_
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
	ADDRDH ADDRDL															
ADCR—A/D C	A/D conversion data 10-bit data giving an A/D conversion result ADCR—A/D Control Register H'E9 A/D															
			0													
Bit	7	7		6		5	4	4	3	3	2	2		1)
	TR	GE	-	_	-	_	-	-	_	-		-	-	_	-	-
Initial value	TR (_	1	-	1	-	— 1		- 1	- 1	- I	-	— 1	-	 1

Trigger enable

0	A/D conversion cannot be externally triggered
1	Illegal setting

ADCSR—A/D Control/Status Register



	Read ADF while ADF = 1, then write 0 in ADF
1	[Setting conditions]
	Single mode: A/D conversion ends
	Scan mode: A/D conversion ends in all selected channels

Note: * Only 0 can be written, to clear flag.

ABWCR—Bus Width Control Register

Γ

Bit		7	6	5	4	3	2	1	0
		ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0
Initial	∫ Mode 1, 3	1	1	1	1	1	1	1	1
value	(Mode 2, 4	0	0	0	0	0	0	0	0
Read/Write		R/W							

Area 7 to 0 bus width control

Bits 7 to 0	
ABW7 to ABW0	Bus Width of Access Area
0	Areas 7 to 0 are 16-bit access areas
1	Areas 7 to 0 are 8-bit access areas

ASTCR—Access State Control Register						H'ED	Bus	controller
Bit	7	6	5	4	3	2	1	0
	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

Area 7 to 0 access state control

Bits 7 to 0	
AST7 to AST0	Number of States in Access Cycle
0	Areas 7 to 0 are two-state access areas
1	Areas 7 to 0 are three-state access areas

Bit	7	6	5	4	3	2	1	0
	—			_	WMS1	WMS0	WC1	WC0
Initial value	1	1	1	1	0	0	1	1
Read/Write	_	—	—	—	R/W	R/W	R/W	R/W

Γ

Wait mode select 1 and 0

Bit 3	Bit 2	
WMS1	WMS0	Wait Mode
0	0	Programmable wait mode
	1	No wait states inserted by wait-state controller
1	0	Pin wait mode 1
	1	Pin auto-wait mode

Wait count 1 and 0

Bit 1	Bit 0	
WC1	WC0	Number of Wait States
0	0	No wait states inserted by wait-state controller
	1	1 state inserted
1	0	2 states inserted
	1	3 states inserted

WCER—Wait Controller Enable Register

H'EF Bus controller

Bit	7	6	5	4	3	2	1	0
	WCE7	WCE6	WCE5	WCE4	WCE3	WCE2	WCE1	WCE0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

Wait state controller enable 7 to 0

0 Wait-state control is disabled (pin wait mode 0)1 Wait-state control is enabled

Bit	7	6	5	4	3		2	1	0
	_	—	—	_		-	MDS2	MDS1	MDS0
Initial value	1	1	0	0	0		*	*	*
Read/Write	_	_	_	_		-	R	R	R
				Mode select 2 to 0					
					Bit 2	Bit 1	Bit 0		
					MD_2	MD ₁	MD ₀	Operatir	g mode
					0	0	0	—	
							1	Mode 1	
						1	0	Mode 2	
							1	Mode 3	
					1	0	0	Mode 4	
							1	—	
						1	0	—	
							1	—	

Note: * Determined by the state of the mode pins (MD_2 to MD_0).
SYSCR—System Control Register



Software standby

- 0 SLEEP instruction causes transition to sleep mode
- 1 SLEEP instruction causes transition to software standby mode

BRCR—Bus Release Control Register

Bus controller

Bit	7	6	5	4	3	2	1	0		
	_	—		_	_	_		BRLE		
Initial value	1	1	1	1	1	1	1	0		
Read/∫Modes 1,	2 —	—	—	—	—	—		R/W		
Write Modes 3,	4 R/W	R/W	R/W	—	_	—	—	R/W		
	Bus release enable									
0 The bus cannot be released to an external dev								al device		
			1	The bus ca	n be relea	sed to an	external d	evice		

ISCR—IRQ Sense Control Register						l'F4 In	terrupt co	ontroller
Bit	7	6	5	4	3	2	1	0
	—	—	—	IRQ4SC	—	_	IRQ1SC	IRQ0SC
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	II	RQ ₄ , IRQ ₁	, IRQ ₀ se	nse contro	bl			
	0 Interrupts are requested when IRQ ₄ , IRQ ₁ , IRQ ₀ inputs are low							
		1 Interru	ots are ree	quested by	falling-ed	ge input a	t IRQ ₄ , IR	Q ₁ , IRQ ₀



ISR—IRQ Status Register

H'F6 Interrupt controller

Bit	7	6	5	4	3	2	1	0
	—	—	_	IRQ4F	—	—	IRQ1F	IRQ0F
Initial value	0	0	0	0	0	0	0	0
Read/Write	—	—	—	R/(W)*	—	—	R/(W)*	R/(W)*

IRQ₄, IRQ₁, IRQ₀ flags

Bit n	
IRQnF	Setting and Clearing Conditions
0	[Clearing conditions]
	Read IRQnF when IRQnF = 1, then write 0 in IRQnF. IRQnSC = 0, IRQn input is high, and interrupt exception handling is carried out. IRQnSC = 1 and IRQn interrupt exception handling is carried out.
1	[Setting conditions] IRQnSC = 0 and \overline{IRQn} input is low. IRQnSC = 1 and \overline{IRQn} input changes from high to low.

(n = 4, 1, 0)

Note: * Only 0 can be written, to clear the flag.

IPRA—Interrupt Priority Register A

Bit	7	6	5	4	3	2	1	0
	IPRA7	IPRA6	—	IPRA4	—	IPRA2	IPRA1	IPRA0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			Prio	rity level A	7, A6, A4,	, A2, A1, A	40	
			0	Priority leve	el 0 (low pr	riority)		
			1	Priority leve	el 1 (high p	priority)		

Interrupt sources controlled by each bit

•

٠

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	IPRA7	IPRA6	—	IPRA4	—	IPRA2	IPRA1	IPRA0
Interrupt source	IRQ ₀	IRQ ₁	—	IRQ ₄	_	ITU chan- nel 0	ITU chan- nel 1	ITU chan- nel 2

IPRB—Interrupt Priority Register B

H'F9 Interrupt controller

•							-	
Bit	7	6	5	4	3	2	1	0
	IPRB7	IPRB6	_		IPRB3	—	IPRB1	—
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				Priority le	evel B7, B	6, B3, B1		
				0 Priori	ty level 0 (low priority	/)	

A D		
1 Priority level 1 (high priority	')	1 Priority level 1 (high priority)

Interrupt sources controlled by each bit

	Bit 7 IPRB7	Bit 6 IPRB6	Bit 5 —	Bit 4	Bit 3 IPRB3	Bit 2 —	Bit 1 IPRB1	Bit 0 —
Interrupt source	ITU chan- nel 3	ITU chan- nel 4	—	_	SCI	—	A/D con- verter	_

C.1 Port 4 Block Diagram



Figure C-1 Port 4 Block Diagram





Figure C-2 (a) Port 6 Block Diagram (Pin P6₀)



Figure C-2 (b) Port 6 Block Diagram (Pin P6₁)



Figure C-2 (c) Port 6 Block Diagram (Pin P6₂)

C.3 Port 7 Block Diagram



Figure C-3 Port 7 Block Diagram (Pin P7_n)

C.4 Port 8 Block Diagrams



Figure C-4 (a) Port 8 Block Diagram (Pin P8₀)



Figure C-4 (b) Port 8 Block Diagram (Pin P8₁)

C.5 Port 9 Block Diagrams



Figure C-5 (a) Port 9 Block Diagram (Pin P9₀)



Figure C-5 (b) Port 9 Block Diagram (Pin P9₂)



Figure C-5 (c) Port 9 Block Diagram (Pins P9₄)

C.6 Port A Block Diagrams



Figure C-6 (a) Port A Block Diagram (Pins PA₀, PA₁)



Figure C-6 (b) Port A Block Diagram (Pins PA₂, PA₃)



Figure C-6 (c) Port A Block Diagram (Pins PA₄ to PA₇)

C.7 Port B Block Diagrams



Figure C-7 Port B Block Diagram (Pins PB₀ to PB₃)

Appendix D Pin States

D.1 Port States in Each Mode

Table D-1Port States

Pin Name	Mode		Reset State	Hardware Standby Mode	Software Standby Mode	Bus- Released Mode	Program Execution Sleep Mode
Ø	_		Clock output	Т	Н	Clock output	Clock output
A_{19} to A_0	1 to 4		L	Т	Т	Т	A ₁₉ to A ₀
D ₁₅ to D ₈	1 to 4		Т	Т	Т	Т	D ₁₅ to D ₀
AS, RD, HWR, LWR	1 to 4		Η	Т	Т	Т	AS, RD, HWR, LWR
P4 ₇ to P4 ₀	1 to 4	8-bit bus	Т	Т	keep	keep	I/O port
D ₇ to D ₀		16-bit bus			т	Т	D ₇ to D ₀
P6 ₀	1 to 4		Т	Т	keep	keep	I/O port WAIT
P6 ₁	1 to 4		Т	Т	(BRLE = 0) keep (BRLE = 1) T	Т	I/O port (BRLE = 0) or BREQ (BRLE = 1)
P6 ₂	1 to 4		Т	Т	(BRLE = 0) keep (BRLE = 1) H	L	I/O port (BRLE = 0) or BACK (BRLE = 1)
$P7_3$ to $P7_0$	1 to 4		Т	Т	Т	Т	Input port

Legend

H: High

L: Low

T: High-impedance state

keep: Input pins are in the high-impedance state; output pins maintain their previous state.

DDR: Data direction register bit

Table D-1 Port States (cont)

Pin Name	Mode	Reset State	Hardware Standby Mode	Software Standby Mode	Bus- Released Mode	Program Execution Sleep Mode
P8 ₀	1 to 4	Т	Т	keep	keep	I/O port
P8 ₁	1 to 4	Т	Т	(DDR = 0)*1 T	keep	Input port (DDR = 0)
P9 ₄ , P9 ₂ , P9 ₀	1 to 4	Т	Т	keep	keep	I/O port
PA ₃ to PA ₀	1 to 4	Т	Т	keep	keep	I/O port
PA ₇ to PA ₄	1, 2	Т	Т	keep	keep	I/O port
	3, 4	Т	Т	I/O port*2	I/O port*3	A ₂₃ -A ₂₀
PB ₃ to PB ₀	1 to 4	Т	Т	keep	keep	I/O port

Legend

H: High

L: Low

T: High-impedance state

keep: Input pins are in the high-impedance state; output pins maintain their previous state.

DDR: Data direction register bit

Note: 1. Do not set DDR to 1.

2. The pin state depends on the DDR bit.

3. The pin state depends on the ITU output enable and DDR bits.

D.2 Pin States at Reset

Reset in T₁ State: Figure D-1 is a timing diagram for the case in which $\overline{\text{RES}}$ goes low during the T₁ state of an external memory access cycle. As soon as $\overline{\text{RES}}$ goes low, all ports are initialized to the input state. $\overline{\text{AS}}$, $\overline{\text{RD}}$, $\overline{\text{HWR}}$, and $\overline{\text{LWR}}$ go high, and the data bus goes to the high-impedance state. The address bus is initialized to the low output level 0.5 state after the low level of $\overline{\text{RES}}$ is sampled. Sampling of $\overline{\text{RES}}$ takes place at the fall of the system clock (\emptyset).



Figure D-1 Reset during Memory Access (Reset during T₁ State)

Reset in T₂ State: Figure D-2 is a timing diagram for the case in which $\overline{\text{RES}}$ goes low during the T₂ state of an external memory access cycle. As soon as $\overline{\text{RES}}$ goes low, all ports are initialized to the input state. $\overline{\text{AS}}$, $\overline{\text{RD}}$, $\overline{\text{HWR}}$, and $\overline{\text{LWR}}$ go high, and the data bus goes to the high-impedance state. The address bus is initialized to the low output level 0.5 state after the low level of $\overline{\text{RES}}$ is sampled. The same timing applies when a reset occurs during a wait state (T_W).



Figure D-2 Reset during Memory Access (Reset during T₂ State)

Reset in T₃ State: Figure D-3 is a timing diagram for the case in which $\overline{\text{RES}}$ goes low during the T₃ state of an external memory access cycle. As soon as $\overline{\text{RES}}$ goes low, all ports are initialized to the input state. $\overline{\text{AS}}$, $\overline{\text{RD}}$, $\overline{\text{HWR}}$, and $\overline{\text{LWR}}$ go high, and the data bus goes to the high-impedance state. The address bus outputs are held during the T₃ state. The same timing applies when a reset occurs in the T₂ state of an access cycle to a two-state-access area.



Figure D-3 Reset during Memory Access (Reset during T₃ State)

Appendix E Timing of Transition to and Recovery from Hardware Standby Mode

Timing of Transition to Hardware Standby Mode

(1) To retain RAM contents with the RAME bit set to 1 in SYSCR, drive the RES signal low 10 system clock cycles before the STBY signal goes low, as shown below. RES must remain low until STBY goes low (minimum delay from STBY low to RES high: 0 ns).



(2) To retain RAM contents with the RAME bit cleared to 0 in SYSCR, RES does not have to be driven low as in (1).

Timing of Recovery from Hardware Standby Mode: Drive the $\overline{\text{RES}}$ signal low approximately 100 ns before $\overline{\text{STBY}}$ goes high.



Appendix F Package Dimensions

Figure F-1 shows the FP-80A package dimensions of the H8/3001. Figure F-2 shows the TFP-80C package dimensions.



Figure F-1 Package Dimensions (FP-80A)



Figure F-2 Package Dimensions (TFP-80C)

Abbreviation	Name	Module	Reference Page
ABWCR	Bus control register	Bus controller	
ADCR	A/D control register	A/D converter	
ADCSR	A/D control/status register	-	
ADDR	A/D data register	-	
(ADDRAH)			
(ADDRAL)			
(ADDRBH)			
(ADDRBL)			
(ADDRCH)			
(ADDRCL)			
(ADDRDH)			
(ADDRDL)			
ASTCR	Access state control register	Bus controller	
BRA	Buffer register A		
(BRA3H)		ITU channel 3	
(BRA3L)			
(BRA4H)		ITU channel 4	
(BRA4L)			
BRB	Buffer register B		
(BRB3H)		ITU channel 3	
(BRB3L)			
(BRB4H)		ITU channel 4	
(BRB4L)			
BRCR	Bus release control register	Bus controller	
BRR	Bit rate register	Serial communication interface	

Appendix G Register Index

Notation

Abbreviation	Name	Module	Reference Page
GRA	General register A		
(GRA0H)		ITU channel 0	
(GRA0L)			
(GRA1H)		ITU channel 1	
(GRA1L)			
(GRA2H)		ITU channel 2	
(GRA2L)			
(GRA3H)		ITU channel 3	
(GRA3L)			
(GRA4H)		ITU channel 4	
(GRA4L)			
GRB	General register B		
(GRB0H)		ITU channel 0	
(GRB0L)			
(GRB1H)		ITU channel 1	
(GRB1L)			
(GRB2H)		ITU channel 2	
(GRB2L)			
(GRB3H)		ITU channel 3	
(GRB3L)			
(GRB4H)		ITU channel 4	
(GRB4L)			
IER	IRQ enable register	Interrupt controller	
IPR	Interrupt priority register		
(IPRA)			
(IPRB)		_	
ISCR	IRQ sense control register	_	
ISR	IRQ status register		
MDCR	Mode control register	System control	
Notation			

Notation

Abbreviation	Name	Module	Reference Page
NDER	Next data enable register	Programmable timing	
(NDERA)		pattern controller	
(NDERB)			
NDR	Next data register		
(NDRA)			
(NDRB)			
P4DDR	Port 4 data direction register	Port 4	
P4DR	Port 4 data register		
P4PCR	Port 4 input pull-up MOS control register	Port 4	
P6DDR	Port 6 data direction register	Port 6	
P6DR	Port 6 data register		
P7DR	Port 7 data register	Port 7	
P8DDR	Port 8 data direction register	Port 8	
P8DR	Port 8 data register		
P9DDR	Port 9 data direction register	Port 9	
P9DR	Port 9 data register		
PADDR	Port A data direction register	Port A	
PADR	Port A data register		
PBDDR	Port B data direction register	Port B	
PBDR	Port B data register		
RDR	Receive data register	Serial communication interface	
RSR	Receive shift register		
SCR	Serial control register	Serial communication interface	
SMR	Serial mode register		
SSR	Serial status register		
SYSCR	System control register	System control	

Notation

Abbreviation	Name	Module	Reference Page
TCNT	Timer counter		
(TCNT0H)		ITU channel 0	
(TCNT0L)			
(TCNT1H)		ITU channel 1	
(TCNT1L)			
(TCNT2H)		ITU channel 2	
(TCNT2L)			
(TCNT3H)		ITU channel 3	
(TCNT3L)			
(TCNT4H)		ITU channel 4	
(TCNT4L)			
TCR	Timer control register		
(TCR0)		ITU channel 0	
(TCR1)		ITU channel 1	
(TCR2)		ITU channel 2	
(TCR3)		ITU channel 3	
(TCR4)		ITU channel 4	
TDR	Transmit data register	Serial communication interface	
TFCR	Timer function control register	ITU	
TIER	Timer interrupt enable register		
(TIER0)		ITU channel 0	
(TIER1)		ITU channel 1	
(TIER2)		ITU channel 2	
(TIER3)		ITU channel 3	
(TIER4)		ITU channel 4	

Notation

Abbreviation	Name	Module	Reference Page
TIOR	Timer I/O control register		
(TIOR0)		ITU channel 0	
(TIOR1)		ITU channel 1	
(TIOR2)		ITU channel 2	
(TIOR3)		ITU channel 3	
(TIOR4)		ITU channel 4	
TMDR	Timer mode register	ITU	
TOCR	Timer output control register	-	
TOER	Timer output master enable register	-	
TPCR	TPC output control register	Programmable timing pattern controller	
TPMR	TPC output mode register	-	
TSNC	Timer synchro register	ITU	
TSR	Timer status register		
(TSR0)		ITU channel 0	
(TSR1)		ITU channel 1	
(TSR2)		ITU channel 2	
(TSR3)		ITU channel 3	
(TSR4)		ITU channel 4	
TSTR	Timer start register	ITU	
WCER	Wait state controller enable register	Bus controller	
WCR	Wait control register	_	
Notation			

Notation