





© 2001 by X Engineering Software Systems Corp., Apex, North Carolina 27502

All rights reserved. No part of this text may be reproduced, in any form or by any means, without permission in writing from the publisher.

The author and publisher of this text have used their best efforts in preparing this text. These efforts include the development, research, and testing of the theories and programs to determine their effectiveness. The author and publisher make no warranty of any kind, expressed or implied, with regard to these programs or the documentation contained in this text. The author and publisher shall not be liable in any event for incidental or consequential damages in connection with, or arising out of, the furnishing, performance, or use of these programs.

XESS, XS40, and XS95 are trademarks of X Engineering Software Systems Corp. XILINX, Foundation, XC4000, and XC9500 are trademarks of XILINX Corporation. Other product and company names mentioned are trademarks or trade names of their respective companies.

The software described in this text is furnished under a license agreement. The software may be used or copied under terms of the license agreement.

Table of Contents

| Table of Contents | i |
|---|----|
| Introduction | 2 |
| VHDL-Based Design | 5 |
| In this chapter you will learn how to: | 5 |
| Overall Design Flow | 5 |
| Starting a Project | 8 |
| Creating the VHDL Source Code | 13 |
| Synthesizing a Netlist | 29 |
| Running a Simulation | 35 |
| Implementing the Design | 55 |
| Downloading and Testing | 71 |
| Retargeting the Circuit at an XC9500 CPLD | 74 |

0

Introduction

There are numerous requests on Internet newgroups that go something like this:

"I am new to using programmable logic like FPGAs and CPLDs. How do I start? Is there a tutorial and some cheap/free tools I can use to learn more?"

Xilinx has a student edition of their Foundation 2.11 software so anyone can get a lowcost set of tools for designing with programmable logic. I have written this book to give you a gentle introduction to using the Foundation 2.11 software. (Other programmable logic manufacturers have released low-cost or free toolsets for their devices. Someone else will have to write a book for them.)

This book tries to show you quickly how to use Foundation 2.11 to do the following:

- How to start a project and target it at a particular type of FPGA or CPLD.
- How to describe a logic circuit using VHDL, schematics, or both.
- How to simulate your circuit to test its functions.
- How to synthesize a netlist from your circuit.
- How to fit the netlist into an FPGA or CPLD.
- How to check the device utilization and timing.
- How to generate a bitstream for configuring the FPGA or CPLD.
- How to download the bitstream into the device.
- How to test the programmed device.

I will use combinatorial and sequential logic design examples to illustrate the design flow. Along the way you will see how to use many of the tools bundled into XILINX Foundation 2.11. I will not go into a great deal of explanation on the theory of operation of the example circuits or the internal circuitry of the programmable logic device, but I will provide references to the appropriate texts and application notes on these subjects. In short, this is just a tutorial to get you started using the XILINX Foundation tools. After you go through this book you can move on to more advanced topics. The basic concepts introduced in each chapter are shown below:

Chapter 1 introduces the Foundation 2.1I software. In this chapter, you will use Foundation to describe a combinational circuit with VHDL, synthesize it,

simulate it, and then compile a configuration bitstream that you can download and test with an evaluation board.

- **Chapter 2** shows you how to design and implement a combinational circuit using the schematic editor included in the Foundation software.
- **Chapter 3** discusses how to do hierarchical and mixed-mode designs that include both schematics and VHDL.
- **Chapter 4** describes the I/O characteristics of FPGAs and CPLDs and shows you how to specify them in your designs.
- **Chapter 5** shows you how to design state machines using VHDL or the state machine editor included in the Foundation software.
- **Chapter 6** discusses how to perform timing analysis of your combinational and sequential logic designs.
- **Chapter 7** illustrates how to use the internal RAMs in a XILINX FPGA and how to interface an FPGA or CPLD to an external RAM chip.
- **Chapter 8** describes a simple microcontroller and shows how to implement it in an FPGA and a CPLD.
- In addition to these chapters, there are two appendices in this text:
- **Appendix A1** steps you through the installation of the Foundation software, its service pack updates, and its FlexLM license.
- **Appendix A2** shows you how to configure and set-up your XS40 or XS95 Board so it can be used to run the design examples.

You should read both appendices before beginning on Chapter 1. That ensures you have the software and hardware installed correctly and reduces the chance of encountering a problem while doing the examples.

All the project files for each design example are provided on the CDROM. You should be able to re-create each design just from following the text, but you can use the project files in case you have problems or are in a hurry. Of equal importance, these working examples serve as a starting point for your own designs and explorations.

After you complete this book will you be an expert in using programmable logic and the Foundation 2.11 tools? The answer is a definite **NO**. This text is just a starting point. After you complete this text you will be able to:

- Understand the basic structure of the XILINX XC9500 CPLDs and XC4000 FPGAs and be able to further your understanding by reading their respective datasheets.
- Understand the basic functions of the Foundation 2.11 software tools.
- Use Foundation to create, synthesize, simulate, and compile logic circuits for CPLDs and FPGAs.

- Analyze the performance of your circuit with respect to a given XILINX CPLD or FPGA.
- Download and test your circuit on an FPGA or CPLD evaluation board.

1

VHDL-Based Design

In this chapter you will learn how to:

- Create a project with Foundation 2.1i.
- Enter VHDL code describing your logic circuit and check-and-correct any syntax errors.
- Pass the VHDL code to a synthesizer to generate a netlist for a particular FPGA or CPLD.
- Simulate the operations of the netlist to check the logical functions of your circuit.
- Transform the netlist into a configuration bitstream using the implementation tools.
- Download the bitstream into an FPGA or CPLD evaluation board.
- Test your circuit with the FPGA or CPLD evaluation board.

Overall Design Flow

Creating a logic circuit for a CPLD or FPGA usually consists of the following steps (depicted in Figure 1):

- 1. You enter a description of your logic circuit using a *hardware description language* (HDL) such as VHDL.
- 2. You use a *logic synthesizer* program to transform the HDL into a *netlist*. The netlist is just a description of the various logic gates in your design and how they are interconnected.
- 3. You test the functions of your circuit by loading the netlist into a simulator, applying input patterns (known as *test vectors*), and observing the simulated outputs.

Look at the datasheet and XAPP097 for more details about the XC4000XL FPGAs. The XC9500 datasheet and XAPP073 have more information about the internal structure of CPLDs. 4. You use implementation tools to map the logic gates and interconnections into the FPGA. The FPGA consists of an array of *slices* which can be further decomposed into *configurable logic blocks* (CLBs) that perform logic operations using a set of *look-up tables* (LUTs). The CLBs are interwoven with various local and global routing resources. The fitter places gates from your netlist in various CLBs in the slices and opens or closes switches in the routing resources to wire the gates together. (A similar process occurs when you use a CPLD except the slices are called *configurable function blocks* (CFBs), the CLBs are called *macrocells*, and the routing resources are called *routing matrices*.)

- 5. Once the implementation is complete, the state of the routing switches and CLBs (or macrocells) is extracted to create a *bitstream* where the ones and zeroes correspond to open or closed switches.
- 6. The bitstream is *downloaded* into a physical FPGA or CPLD chip (usually embedded in some larger system). The electronic switches in the device open or close in response to the binary bits in the bitstream. Upon completion of the downloading, the FPGA or CPLD will perform the operations specified by your HDL code.

That's really all there is to it. XILINX Foundation 2.1i provides the HDL editor, logic synthesizer, simulator, implementation tools, and bitstream generator software. The GXSLOAD utility from XESS will download the bitstream into an XS40 FPGA Board or an XS95 CPLD Board.

In the rest of this chapter we will follow the design flow of Figure 1 while designing a simple LED decoder circuit. The decoder will take a four-bit input that represents a hexadecimal number (0000...1111 \rightarrow 0x0...0xF) and will output seven signals that drive a seven-segment LED display so it shows the corresponding hexadecimal digit (O, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, b, C, d, E, F).

See page 372 of *Digital Design Principles and Practices* by John Wakerly for a detailed explanation of LED decoders.



Figure 1: Steps in creating and testing an FPGA or CPLD-based design.

Starting a Project



To begin the LED decoder project, double-click the Anager start-up icon for Foundation 2.1i which will bring up the **Project Manager** window.

| Project Manager | <u>- 🗆 ×</u> |
|--|--------------|
| <u>File D</u> ocument <u>View Project Implementation Tools H</u> elp | |
| | |
| Files Vei Flow Contents Status Reports Synthesis Getting Started X Image: Contents Contents Status Reports Synthesis Getting Started X Image: Contents Status Reports Synthesis Image: Contents Contents Status Reports Synthesis Image: Contents Getting Started More projects More projects Image: Contents Image: Contents More projects More projects Image: Contents Contents Status Reports More projects Image: Contents Contents Status Reports Status Reports Image: Contents Contents Status Reports Status Reports Status Image: Contents Contents Status Reports Status Reports Status Image: Contents Status Reports Status Reports Status Reports Status Image: Contents Image: Contents Status Status Reports <td></td> | |
| Console / HDL Errors / HDL Warnings / HDL Messages / | F |
| | |

In the **Getting Started** dialog window, click on the Create a New Project radio button and then click on the OK button.

| Getting Started X |
|---|
| C Open an Existing Project Ieddcd piiitst ppiii test2 invtest ledreg v |
| c:\fndtn\active\projects\leddcd |
| Create a New Project |
| ☐ <u>A</u> lways open last project |
| <u>OK</u> <u>C</u> ancel <u>H</u> elp |

The **New Project** window appears where you setup the project. First, you must specify the directory where the project design files will be stored. The Directory field is initialized with the default directory within the Foundation directory tree. It is OK to place your projects there, but in this book I will place all the examples in a separate directory called Prag21i. To do the same, begin by clicking on the Browse... button.

| New Proje | ct | × |
|------------|--------------------------|--------------|
| Name: | | OK |
| Directory: | C:\FNDTN\ACTIVE\PROJECTS | Cancel |
| | | Browse |
| Туре: | F2.1i | <u>H</u> elp |
| Flow: | | |
| XC4000XL | L 🔽 4005×LPC84 | · 3 • |

Scroll down in the list of directories in the **Browse for Folder** window and highlight the Prag21i folder. Then click on OK.

| Browse for Folder | ? × |
|--|----------|
| Browse | |
| ghostpe LOGITECH LOGITECH LOGITECH Multimedia Files Multisim Growth My Documents Growth My Documents PADS PADS Prag211 Program Files Comparent Files Comparent Siles Comparent Sile | • |
| temp | - |
| ОК Са | ancel |

The path to the selected project folder will now appear in the Directory field. Next you must name your project. I placed the string dsgn1_1 in the Name field to indicate this is the first design of Chapter 1 of this book, but you can use any name you like.

| New Proje | ct | × |
|------------|----------------|----------------|
| Name: | dsgn1_1 | ОК |
| Directory: | C:\PRAG21I | Cancel |
| | | <u>B</u> rowse |
| Туре: | F2.1i 🔹 | <u>H</u> elp |
| Flow: | | DL |
| XC4000XL | - • 4005×LPC84 | • 3 • |

Next, choose to create an HDL-based design rather than a schematic-based design by clicking on the HDL radio button. Once you do this, the fields for selecting the programmable device family will disappear from the bottom of the window. That's OK. We will select the target device for the LED decoder circuit when we run the synthesizer later on.

| New Project | | | × |
|-------------|---------------------|------|------------------|
| Name: | dsgn1_1 | | ОК |
| Directory: | C:\PRAG21I | | Cancel Browse |
| Туре: | F2.1i | • | Help |
| Flow: | C <u>S</u> chematic | RHDL | |

This completes the initial setup for the LED decoder project, so click on the OK button.

| New Proje | ect | | × |
|------------|---------------------|-------|--------------------------|
| Name: | dsgn1_1 | | ОК |
| Directory: | C:\PRAG21I | | Cancel <u>B</u> rowse |
| Туре: | F2.1i | • | <u>H</u> elp |
| Flow: | C <u>S</u> chematic | ● HDL | |

Now the **Project Manager** window appears as shown below. You can execute operations using the menu items and buttons in the menu and toolbars across the top of the window. The results of these commands are reported in the **Command History** pane at the bottom of the window. Your current point within the process of creating your design is indicated within the **Project Flow** pane. And the various files that make up each iteration of your design are listed in the **Project Hierarchy and Version** pane.



Creating the VHDL Source Code

The first step is to enter your VHDL code for the LED decoder into a file. Start the HDL editor by clicking on the left-most icon of the Design Entry block in the **Project Flow** pane.

| 🔹 dsgn1_1 - design not in | nplemented - Project Manager | - 🗆 × | |
|---|---|-------|--|
| <u>File D</u> ocument <u>V</u> iew <u>P</u> roje | ect <u>S</u> ynthesis <u>I</u> mplementation <u>T</u> ools <u>H</u> elp | | |
| D 🕞 🖯 🌒 🔲 | | | |
| Files Versions Called Sign1_1 Called Sign1_1 | Flow Contents Reports dsgn1_1 | - | |
| | | | |
| | | | |
| | | | |
| | | | |
| Pcm : License checking time 0.1 [s]. Pcm : Cannot find a valid license for Synopsys Constraint Manager. Constraint Editor/Viewer will not be Pcm : Opening Synopsys project Pcm : Synopsys version: 3, 3, 0, 4517 Pcm : Opening project: c:\prag21i\dsgn1_1 | | | |
| Pcm : Design Type HDL Console / HDL Errors / HD | DL Warnings / HDL Messages / | | |
| Ready | | | |

This brings up an HDL Editor window and a dialog box in which you can select how you want to enter your new code.

| Untitled - HDL Editor | <u> </u> |
|---|----------|
| File Edit Search View Synthesis Project Tools Help | |
| | |
| HDL Editor Create new document: Use HDL Design Wizard Use HDL Design Wizard Create Empty Create Empty Den: Create Empty Den: Create Empty Create Compty < | |
| | <u> </u> |
| | |
| | <u> </u> |

If you are an experienced HDL coder, you will probably select the Create Empty option to start with an empty editor window where you can type-in your source directly. In this example, we will select the Use HDL Design Wizard option which will lead us through the creation of a code skeleton that we can modify to describe the LED decoder circuit.

| HDL Editor |
|---------------------------------|
| Create new document: |
| 🚺 🖸 Use HDL Design Wizard |
| 🗋 C Create Empty |
| Open: |
| C Existing document |
| C 'C:\Fndtn\\Untitled.VHD' |
| C 'c:\fndtn\\leddcd\leddcd.vhd' |
| C 'c:\fndtn\\ppiii\pcbliii.vhd' |
| 🖆 🔿 'c:\fndtn\\xsboard.vhd' |
| OK Cancel |

After clicking OK in the previous window, the **Design Wizard** window appears. Click Next> to move on.

| Design Wizard | | × |
|---------------|---|---|
| | This wizard will help you to create your new design quickly and easily. You will be able to specify basic features of your project and to enter ports. To begin creating the design, click Next. | |
| | < Back Next > Cancel | |

In the **Design Wizard – Language** window, select the particular HDL you plan to use (VHDL in our case). Then click on Next>.

| Design Wizard - Language | | | | |
|--|--|--|--|--|
| Proce (Part) for the second se | In your design an HDL language will be used. Now you can choose your preferred language. C ABEL VHDL Verilog | | | |
| | < <u>B</u> ack <u>N</u> ext > Cancel | | | |

Type-in the name of the file in which you want to store the VHDL code. This does not have to be the same name as the entire project. I used leddcd for this example. After specifying the file name, click on Next>.

| Design Wizard - Name | | × |
|----------------------|--|---|
| | Choose the name of the file in which your design will be saved. leddcd Browse | |
| | < <u>B</u> ack <u>N</u> ext > Cancel | |

The window for specifying the inputs and outputs of the LED decoder circuit now appears. Begin by clicking on the New button.

| Design Wizard - Ports | | × |
|-----------------------|---|--|
| | To create a new port clic | k New. |
| U? | To change attributes of a you can change its name attributes click Advanced | port, select it on the list. Then , range and direction; to set other |
| | To delete a port select it o | on the list and click Delete. |
| | Nar | ne: Bus |
| | | × × 7 7 |
| | Dir | rection |
| | (| 🗅 Input 🔹 🖸 Output |
| | | C Bidirectional |
| | New | Delete Advanced |
| | < <u>B</u> ack | Finish Cancel |

Next, type the name of the input port to the LED decoder. (I have named it **d** in this example.) The type of the port is selected by clicking one of the radio buttons in the Direction portion of the window. The Input button is selected by default so no action is needed in this case.

| Design Wizard - Ports | × |
|-----------------------|--|
| U? | To create a new port click New. To change attributes of a port, select it on the list. Then you can change its name, range and direction; to set other attributes click Advanced. To delete a port select it on the list and click Delete. |
| d | d Name: Bus d i i Direction Imput Output Imput Bidirectional |
| | New Delete Advanced < Back Finish Cancel |

As mentioned previously, the LED decoder takes a four-bit input so we need to set the width of the **d** input bus. Click three times on the upper-left button of the Bus field to set the **d** input to four bits as shown below. The d input bus will appear on the left-hand side of the design block and in the list of I/O ports.

| Design Wizard - Ports | | | × | | |
|-----------------------|---|--------------------------|-----------------|--|--|
| | To create a new p | oort click New. | | | |
| U? | To change attributes of a port, select it on the list. Then you can change its name, range and direction; to set other attributes click Advanced. | | | | |
| | To delete a port s | elect it on the list and | click Delete. | | |
| а | d[3:0] | Name: | Bus | | |
| | | d[3:0] | ∃%3:0 ∄ | | |
| | | _ Direction ── | | | |
| | | Input | C Output | | |
| | | | C Bidirectional | | |
| | New | Delete | Advanced | | |
| | < <u>B</u> a | ck Finish | Cancel | | |

Now that the description of the input port is completed, click on the New button to start describing the output port. Then click on the Output button to set the direction of the port.

| Design Wizard - Ports | × |
|-----------------------|---|
| U? d[3:0] | To create a new port click New. To change attributes of a port, select it on the list. Then you can change its name, range and direction; to set other attributes click Advanced. To delete a port select it on the list and click Delete. Mame: Bus d[3:0] Direction Direction Input Bidirectional |
| | New Delete Advanced New Delete < Back Finish |

Type-in the name of the output port (**s** in this case) and then click on the upper-left Bus button six times. This sets the number of outputs to the seven required to drive a seven-segment LED.

| Design Wizard - Ports | | | × |
|-----------------------|---|--|---|
| U? d[3:0] | To create a new p To change attribu you can change it attributes click Ad To delete a port so d[3:0] s(6:0] | ort click New. tes of a port, select it s name, range and d vanced. elect it on the list and Name: [s[6:0] Direction C Input | on the list. Then irection; to set other I click Delete. Bus Straight <u>6:0</u> Output Output Bidirectional |
| | New < | Delete | Advanced |
| | <u> </u> | ck Finish | Cancel |

Now that the input and output ports have been described, click on the Finish button.

| Design Wizard - Ports | × |
|-----------------------|--|
| U? | To create a new port click New. To change attributes of a port, select it on the list. Then you can change its name, range and direction; to set other attributes click Advanced. To delete a port select it on the list and click Delete. |
| d[3:0] s[6:0] | d[3:0] Name: Bus s[6:0] \$6:0 \$6:0 \$ Direction C Input © Output C Bidirectional |
| | New Delete Advanced < Back Finish Cancel |

A VHDL code skeleton for the LED decoder circuit now appears in the **HDL Editor** window. The skeleton is composed of the following parts:

- Lines 1–2: The standard IEEE library is linked in so our VHDL code can make use of the various functions and type declarations it contains.
- Lines 4–9: The ports through which the circuit inputs and outputs signals are defined in the entity section.
- Lines 11–14: The statements that describe the operations of the LED decoder circuit are placed in the architecture section. These statements will replace line 13.

| 🔳 lee | ddcd.vhd - HDL Editor 📃 🗆 🗙 |
|--------------|---|
| <u>F</u> ile | <u>E</u> dit <u>S</u> earch <u>V</u> iew Synthesis <u>P</u> roject <u>T</u> ools <u>H</u> elp |
| D | |
| 1 | library IEEE; |
| 2 | use IEEE.sto_logic_1164.all; |
| 4 | entity leddcd is |
| 5 | port (|
| 6 | d: in STD_LOGIC_VECTOR (3 downto 0); |
| 8 | S: OUL SID_LOGIC_VECTOR (D UUMILU D) |
| 9 | end leddcd: |
| 10 | , |
| 11 | architecture leddcd_arch of leddcd is |
| 12 | begin |
| 13 | < <enter here="" statements="" your="">></enter> |
| 14 | enu ieuucu_arcn; |
| 16 | |
| 17 | |
| 18 | |
| 19 | |
| 20 | |
| 22 | |
| 23 | |
| 24 | |
| 쁘 | <u> </u> |
| | |
| • | <u>></u> |
| For He | elp, press F1 Ln 1, Col 1 VHDL /// |

The skeleton code on line 13 is replaced with the VHDL code on lines 13–29 shown in the window below. This code specifies the particular seven-bit value that will appear on the **s** outputs for each possible four-bit value that is driven into the **d** inputs. A high level on an output will illuminate the LED segment to which it is attached. (See Figure 2 for the correspondence between the **s** outputs and the individual segments that make up the LED digit.)

| | ddcd.vhd - HDL Editor | |
|--------------|---|------------------------------|
| <u>F</u> ile | <u>E</u> dit <u>S</u> earch <u>V</u> iew Synthesis <u>P</u> roject <u>T</u> ools <u>H</u> elp | |
| D | | I I K + D 0 ? |
| Ē | | |
| N N |); end ledded: | |
| 10 | ena reauca, | |
| 11 | architecture leddcd arch of leddcd | l is |
| 12 | begin | |
| 13 | with d select | |
| 14 | s <= "1110111" when "0000" | ' , |
| 15 | "0010010" when "0001" | , |
| 16 | "1011101" when "0010" | 3 |
| 17 | "1011011" when "0011" | , |
| 18 | "UTTOTO" WNEN "UTUO" | , |
| 2.0 | | 3 |
| 21 | "1010010" when "0111" | , |
| 22 | "1111111" when "1000" | · |
| 23 | "1111011" when "1001" | · |
| 24 | "1111110" when "1010" | · |
| 25 | "0101111" when "1011" | - , |
| 26 | "1100101" when "1100" | , |
| 27 | "0011111" when "1101" | ', |
| 28 | "1101101" when "1110" | , |
| 29 | "1101100" when others | |
| 30 | end leddcd_arch; | - |
| 31 | | <u>ت</u> |
| | | |
| | | |
| | | |
| | | |
| Par | 4. | |
| Read | iy . | Ln 29, Col 35 VHDL // |

After entering the VHDL code, it's a good idea to see if there are any obvious errors. Do this by selecting the Synthesis \rightarrow Check Syntax menu item.

| | eddcd.vhd - HDL Ed | itor | | | | | | - 🗆 × |
|--------------|---|---------------------------------------|----------|----------------|--------------|------|-------|-------|
| <u>F</u> ile | \underline{E} dit \underline{S} earch \underline{V} iew | Synthesis Project | <u> </u> | <u>H</u> elp | | | | |
| D | 🖻 🖬 🍯 👗 | <u>C</u> onfiguration | | | • | 32 🛃 | 📥 🔁 🧕 | ? |
| 8 |); | Check Synta <u>x</u> | | | | | | - |
| 9 | end leddcd; | Options | .0 | | | | | |
| 11 | architecture | <u>S</u> ynthesize | 10 | ddcd is | | | | |
| 12 | begin | View Report | | | | | | |
| 13 | 🚽 🕺 with d se | | | | | | | |
| 14 | s <= | "1110111" wh | en "O | 000", | | | | |
| 15 | | "8818818818" Wh | en "U | 0401. | | | | |
| 17 | | "101101 Wi "1011011" wh | ien "A | 010, 011''. | | | | |
| 18 | | "0111010" wh | en "0 | 100", | | | | |
| 19 | | ''1101011'' wh | en "0 | 101'', | | | | |
| 20 | | "1101111" wh | en "0 | 110", | | | | |
| 21 | | "1010010" wh | ien "0 | 111", | | | | |
| 22 | | ייייייייייייייייייייייייייייייייייייי | en "1 | 000,001'' | | | | |
| 24 | | "1111110" wh | en "1 | 010". | | | | |
| 25 | | "0101111" wh | en ''1 | 011'', | | | | |
| 26 | | "1100101" wh | en ''1 | 100", | | | | |
| 27 | | "0011111" wh | en "1 | 101", | | | | |
| 28 | | "1101101" WN | en ot | hore | | | | |
| 30 | end leddcd ar | ch; | ien oc | lier 5 | | | | |
| 31 | - | | | | | | | |
| <u> </u> | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | Þ |
| Chec | ck text for syntax errors | | | | n 29, Col 35 | VHDL | | |

The syntax checker will parse the VHDL code and will return an error message in the bottom pane of the **HDL Editor** window informing you that there is an error on line 30. Click on the OK button to remove the pop-up error window.

Line 30 was generated by the HDL Design Wizard, so it is unlikely that it has a syntax error. The actual error is at the end of line 29 where I have left off the terminating semicolon.



Once the semicolon is appended to line 29, the syntax checker is run again and the VHDL is judged to be free of syntax errors. Click on the OK button to remove the pop-up window.

| 🔳 led | ldcd.vhd - HDL Editor | |
|--------|---|-----------------------|
| Eile | <u>Edit Search View Synthesis Project Tools H</u> elp | |
| | | - I <u></u> 🔬 📥 🗈 🝳 🎖 |
| 8 |); | <u> </u> |
| 9 | end leddcd; | |
| 10 | architecture ledded arch of ledded is | |
| 12 | henin | |
| 13 | with d select | |
| 14 | s <= "11101111" when "0000", | |
| 15 | "0010010" when "0001", | |
| 16 | "1011101 <mark>" when</mark> "0010", | |
| 17 | "1011011 HDL Editor | |
| 18 | "0111010 | |
| 20 | Check Successful | |
| 21 | "1010010 | |
| 22 | "1111111 | |
| 23 | "1111011 OK | |
| 24 | "111110 | |
| 25 | "0101111" when "1011", | |
| 26 | "1100101" when "1100", | |
| 27 | "1101101" when "1101", | |
| 20 | "1101100" when others | |
| 30 | end leddcd arch: | |
| 31 | ······································ | |
| ⊡ | | <u>}</u> |
| Chec | king | |
| Chec | k Successful | |
| | | |
| | | <u>►</u> |
| For He | elp, press F1 Ln 29, Co | al 36 VHDL / /// |

| Now that the code has passed the syntax checker, save it in the leddcd.vhd file using th | e |
|--|---|
| File \rightarrow Save menu item. You can then exit from the editor. | |

| leddcd.vhd - HDL Editor | |
|---|---|
| New Ctrl+N Open Ctrl+O Save Ctrl+S Save As Ctrl+S | |
| Print Ctrl+P Print Pre <u>v</u> iew P <u>r</u> int Setup | of leddcd is |
| Send <u>1</u> leddod.vhd <u>2</u> C:\Fndtn\\Untitled.VHD <u>3</u> c:\fndtn\\leddod\leddod.vhd 4 c:\fndtn\\leddod\leddod.vhd | en "0001", -en "0010", en "0011", en "0100", en "0100", en "0101", |
| 4 c: \math \ \ppiii\pcDiii. \pd Exit 24 "1111110" wt 25 "0101111" wt | en "0111", en "1000", Ten "1001", nen "1010", nen "1010", |
| 26 "1100101" wt 27 "0011111" wt 28 "1101101" wt 29 "1101100" wt 30 end leddcd_arch; | nen "1100", nen "1101", nen "1110", nen others; |
| Checking Check Successful | <u>له</u> |
| Save the active document | Ln 29. Col 36 VHDL |

We have a VHDL file that describes the LED decoder, but it isn't a part of our poject yet. We must add the file to our project using the Project-Add Source files... menu item.

| 🐌 dsgn1_1 - design n | not implemented - Project Manager | _ 🗆 🗵 |
|---|---|----------|
| <u>File</u> <u>D</u> ocument <u>V</u> iew | Project Synthesis Implementation Tools Help | |
| | Add Source File(s) | |
| Files Versions | Create Version | |
| dsgn1_1 | Create Bevision | 1 |
| | Copy Revision | |
| | Delete Revision | |
| | Clear Implementation Data | |
| | • | |
| | | |
| | SYNTHESIS / SIMULATION | |
| | | |
| | | |
| | IMPLEMENTATION ? VERIFICATION | |
| | | |
| | | |
| | PROGRAMMING | - |
| Hde : Checking Sta | arted | <u> </u> |
| Dpm : Analyzing c:\p | prag21i\dsgn1_1\leddcd.vhd | |
| Fsm : Check Succe | essful | |
| Pom : Update: C:\Pf | RAG21I\DSGN1_1\leddcd.vhd (0, 0) | _ |
| | / HDL Warnings / HDL Messages / | |
| Add existing documer | nt to project | |

The leddcd.vhd file will be seen in the **Add Document** window that appears. Highlight this file and then click on Open to add the file to the project.

| Add Docume | nt | | | | ? × |
|--------------------|----------------------------|-----|---------|---|--------------|
| Look in: 🔁 | dsgn1_1 | • 🗈 | <u></u> | ď | |
| dsgn1_1 | | | | | |
| lib D xproj | | | | | |
| leddcd.vh | 1 | | | | |
| | | | | | |
| | | | | | |
| J. | | | _ | | |
| File <u>n</u> ame: | jiedaca.vna | | | | Upen k |
| Files of type: | HDL (*.VHD;*.VER;*.VE;*.V) | | • | | Cancel |
| | | | | | <u>H</u> elp |

The left-hand pane of the **Project Manager** window now shows the leddcd.vhd file that we added. The green checkmark by the file name indicates that the VHDL in the file is syntactically correct. The green checkmark in the Design Entry box in the right-hand pane denotes that this phase of the design flow is completed.



Synthesizing a Netlist

Now that we have the VHDL description of the LED decoder completed, we can run the synthesizer on it to produce a netlist for the circuit. You can initiate this phase by clicking on the Synthesis box in the **Design Flow** pane of the **Project Manager** window.

| 🕸 dsgn1_1 - design not implemented - Project Manager | <u> </u> |
|--|----------------|
| <u>File D</u> ocument <u>View Project</u> Synthesis <u>Implementation</u> <u>T</u> ools <u>H</u> elp | |
| | |
| Files Versions Flow Contents Reports Image: Content structure Generalization Flow Content structure | 4 |
| Grading dsgn1_1 Grading dsgn1_1 | |
| DESIGN ENTRY | |
| SYNTHESIS Synthesis | |
| | |
| | - |
| Pcm : Update: C:\PRAG21I\DSGN1_1\leddcd.vhd (0, 0) Dpm : Analyzing c:\prag21i\dsgn1_1\leddcd.vhd Dpm : Done Pcm : Document c:\prag21i\dsgn1_1\leddcd.vhd added | <u>*</u> |
| Pcm : Synopsys server initialization | |
| Console / HDL Errors / HDL Warnings / HDL Messages / | <u>ب</u> ار |
| C:\PRAG21I\DSGN1_1\LEDDCD.VHD - LEDDCD | |

We set the parameters that control the synthesis process in the **Synthesis/Implementation settings** window that appears. Of most importance is to select the target device for the LED decoder circuit.

| Synthesis/Implementation settings | × |
|---|----------------|
| Top level: | <u>R</u> un |
| Version name: ver1 | ОК |
| Synthesis Settings: | <u>C</u> ancel |
| | <u>H</u> elp |
| Target Device | |
| Family: XC4000XL 💽 | |
| Device: 4002×LPC84 - Speed | l: xI-09 🔽 |
| Edit Synthesis/Implementation constraints | 3 |
| View Estimated Performance after Optimiz | zation |
| C Auto Run Implementation tools | |
| Physical Implementation settings | |
| Revision name: rev1 | Options |
| Control Files: SET | |
| | |

We plan to test this design on an XS40-005XL Board that contains a XILINX XC4005XL FPGA chip in an 84-pin PLCC package. The XC4000XL FPGA family is already set in the Family field of the Target Device area of the window. So we only need to select the particular device in the family (XC4005XLPC84 in this case) from the drop-down list of the Device field.

| Synthesis/In | plementation | settings | × |
|----------------|-----------------------------|------------|----------------|
| Top level: | leddcd | • | <u>R</u> un |
| Version name | ver1 | | OK |
| Synthesis Set | tings: | SET | <u>C</u> ancel |
| | | | <u>H</u> elp |
| 🗧 🗖 Target Dev | ice | | |
| Family: X | C4000XL | • | |
| Device: 4 | 05×LPC84 | - Speed: | xl-09 🔽 |
| Edit Syl | 102XLVQ100 | | |
| | 105XLPQ100 43 105XLVQ100 | r Optimiza | tion |
| 🗖 Auto Ru | n Implementatior | n tools | |
| Physical Im | plementation set | tings | |
| Re | vision name: | rev1 | <u>Options</u> |
| Cor | ntrol Files: | SET | |
| | | | |

We can also specify the speed grade of the device using the Speed field. The device in the XS40 Board is usually the slowest model, so select the -3 speed grade as shown below.

| Synthesis/Imp | lementatio | n settir | ngs | × |
|------------------------------|--------------|-----------|------------|-----------------------|
| Top level: | leddcd | | • | <u>R</u> un |
| Version name: | ver1 | | | OK |
| Synthesis Settir | ngs: | | SET | <u>C</u> ancel |
| ⊢ Target Devic | e | | | <u>H</u> elp |
| Family: XC4 | 1000XL | • | | |
| Device: 400 | 5XLPC84 | • | Speed: | xl-3 - |
| Edit Synthes | sis/Implemen | tation co | onstraints | xi-09 xi-1 xi-2 |
| I View Estima | ted Performa | nce afte | r Uptimiza | ³ xl-3 |
| Auto Hun Developel Level | Implementati | on tools | | |
| - Friysical Impl | | eangs- | | |
| Revi | sion name: | [rev] | | Uptions |
| Conti | ol Files: | S | ET | |
| | | | | |

There are many other synthesis options we could adjust by clicking on the SET button and selecting various options in the dialog windows that would appear. There is no need to do this for this simple example, but we will explore these options in more detail in following chapters. Click on the Run button to start the synthesizer.

| Synthesis/Im | plementatio | n settin | gs | × |
|-----------------|---------------|-----------|-----------|-----------------|
| Top level: | leddcd | | - | <u> </u> |
| Version name: | ver1 | | | ок |
| Synthesis Setti | ings: | | SET | <u>C</u> ancel |
| | | | | Help |
| F Target Devic | | | | |
| Family: XC | 4000×L | - | | |
| Device: 400 | 05XLPC84 | • | Speed: | xl-3 - |
| Edit Synthe | sis/Implemen | tation co | nstraints | |
| 🗖 View Estima | ated Performa | nce after | Optimiz | ation |
| 🗖 Auto Run | Implementati | on tools | | |
| Physical Imp | lementation s | ettings — | | |
| Rev | ision name: | rev1 | | <u>O</u> ptions |
| Con | trol Files: | SE | T | |

A window with a progress bar will appear and show the various phases of the synthesis procedure. For this simple combinational circuit, the synthesis is completed in less than ten seconds on a fast PC.

| Create Version |
|---|
| Mapping combinational logic in design '/ver1-Optimized' |
| |
| Cancel |

The synthesizer shouldn't encounter any problems generating the netlist for the LED decoder circuit. Upon successful completion of the synthesis, you will see a green checkmark in the Synthesis box of the **Design Flow** pane in the **Project Manager** window. There are also two libraries that have been added to the **Project Hierarchy** pane: xc4000x and simprims. The xc4000x library contains circuit elements that we can add to logic circuits that are targeted to XC4000 FPGAs. The simprims library contains simulation primitives that are used when the Foundation simulator program is simulating a logic circuit targeted at any XILINX FPGA or CPLD. Right now we don't have to be concerned with what's in these libraries.


Running a Simulation

Now that we have a netlist, we can use the simulator in Foundation to check the operation of the LED decoder. Click on the Simulation box in the **Design Flow** pane to activate the functional simulator.

| 🕩 dsgn1_1 - ver1 (4005XLPC84-3) - Project Manager 📃 🗖 | × |
|--|---|
| <u>File D</u> ocument <u>V</u> iew <u>P</u> roject <u>S</u> ynthesis <u>I</u> mplementation <u>T</u> ools <u>H</u> elp | |
| | |
| Files Versions Flow Contents Reports | - |
| Dpm : Modifying design to comply with target technology rules | |
| Dpm : Done Pcm : Implementation ver1 Completed Successfully. Dpm : Export ver1-Optimized to c:\prag21i\dsgn1_1\dpm_net | |
| Pcm : Reading Synopsys/Xilinx project | |
| Console / HDL Errors / HDL Warnings / HDL Messages / | Ċ |
| Ready | |

The **Logic Simulator** window that appears contains a single **Waveform Viewer 0** subwindow for viewing simulated waveforms of signals in the LED decoder circuit.



Now all we have to do is find a way to inject signals into the inputs of the LED decoder netlist and then observe the response of the outputs. We start by selecting the Signal- \rightarrow Add Signals... menu item.



The **Component Selection for Waveform Viewer** window appears with three panes. For our simple LED decoder, we are only interested in the left-hand **Signals Selection** pane. All the input and output ports for the LED decoder circuit are listed in this pane along with all the internal signals that connect the gates in the synthesized netlist.

| Logic Simulator - Xilinx Foundation F2.1i [dsgn1_1] | | | | |
|--|-----------------------|-----------------|--|--|
| | Functional 🔄 🚮 🚰 50ns | 🚽 🎯 Break 🔄 🛺 👬 | | |
| 🚾 Waveform Viewer O | | | | |
| 🖬 🖉 Component Selection | for Waveform Viewer | | | |
| Signals Selection | Chip Selection | Scan Hierarchy | | |
| A ↓ (D3,D0) A ↓ (N_D3,N_D0) A ↓ (S6,S0) A ↓ C0_N106 A ↓ Sort | | Toot | | |
| Add Close Help | | | | |
| | | | | |
| | | | | |
| | | 0.0 | | |

For this example we are only concerned with the inputs and outputs of the LED decoder. Click on the top entry in the **Signals Selection** pane to highlight the set of four inputs to the LED decoder (**D0**, **D1**, **D2**, and **D3**). Then click on the Add button.

| 🏯 Logic Simulator - Xilinx Foundation F2.1i [dsgn1_1] | | | | < |
|---|---|---|----------------|---|
| File Signal Waveform Device Options Tools Yiew Window Help Image: Second Sec | | | | |
| | ₩aveform Viewer 0 | | | |
| | Component Selection for W | aveform Viewer | | |
| | Signals Selection | Chip Selection | Scan Hierarchy | |
| | M (D3, D0) ▲ M J (N_D3, N_D0) M J (S6, S0) J C0_N106 J C0_N124 I Sort | C135 - IBUF C136 - IBUF C137 - IBUF C137 - IBUF C138 - IBUF C139 - OBUF Sort Info Attrib. | Root | |
| Add Close Help | | | | |
| | | | | |
| | | | | |
| | | | 0.0 | |

At this point a red checkmark should appear next to the input ports. This indicates that the four inputs to the LED decoder have been added to the **Waveform Viewer 0** window.

| 🌺 Logic Simulator - Xilinx Found | lation F2.1i [dsgn1_1] | | | |
|---|---|----------------|--|--|
| File Signal Waveform Device Options I cols View Window Help Image: Second Se | | | | |
| Waveform Viewer 0 | | _ — × | | |
| - 💹 Component Selection for W | aveform Viewer | | | |
| I Signals Selection | Chip Selection | Scan Hierarchy | | |
| 𝔅𝑘𝑘 (D3, D0) ▲ 𝔅𝑘𝑘 (N_D3, N_D0) ▲ 𝔅𝑘𝑘 (S6, S0) ↓ ↓ 𝔅𝑘 𝑘<𝑘 C0_N106 ↓ 𝑘 𝑘 C0_N124 ↓ 𝔅 𝑘 𝑘 𝑘 𝔅 𝔅 𝑘 𝑘 𝑘 𝑘 𝑘 𝑘 𝑘 𝑘 𝑘 𝑘 𝑘 𝑘 𝑘 𝑘 | C135 IBUF C136 IBUF C137 IBUF C138 IBUF C139 OBUF Sort Info | Root | | |
| Add Close Help | | | | |
| | | 0.0 | | |

Repeat the previous operation with the seven LED decoder outputs (**S0**, **S1**, **S2**, **S3**, **S4**, **S5**, and **S6**). Then click on the Close button to remove the **Component Selection** window.

| 斄 Logic Simulator - Xilinx Found | lation F2.1i [dsgn1_1] | | × | |
|---|---|----------------|---|--|
| File Signal Waveform Device Options Tools View Window Help Image: Second Sec | | | | |
| ₩aveform Viewer 0 | | <u>_ [X</u> | | |
| - 📕 Component Selection for W | 'aveform Viewer | | | |
| I Signals Selection | Chip Selection | Scan Hierarchy | | |
| ATY (D3,D0) ATY (N_D3,N_D0) ATY (S6,S0) ATY (C0_N106 ATY C0_N124 ↓ Sort | C135 IBUF C136 IBUF C137 IBUF C138 IBUF C139 OBUF Sort Info | Toot | | |
| Add Close Help | | | | |
| | | 0.0 | | |

Now you will see the input and output ports have been added to the **Waveform Viewer** window. The four input ports and seven output ports are grouped into buses as indicated by the B in the left-most column next to their signal names. Therefore, the logic levels on the four inputs and seven outputs will be grouped and displayed as hexadecimal values in the logic waveform pane of the **Waveform Viewer** window.

| 📸 Logic Simulator - Xilinx Foundation F2.1i [dsgn1_1] | - 🗆 🗡 |
|--|--|
| <u>File Signal Waveform Device Options Tools View Window H</u> elp | |
| 🖻 🖬 🚳 🐛 🖧 📶 Functional 🖃 📩 🛃 50ns 🖃 🎯 Break 💽 | in i |
| 🔄 Waveform Viewer 0 | |
| | |
| 5ns/div 50ns 100ns 150ns 200ns 300ns 0.0 | |
| BD3(hex)#4 | |
| BS6(hex)#7 | |
| | |
| | |
| | 0.0 |

For this example it is more convenient to flatten the buses so we can observe the logic level on each individual input and output port. To do this, right-click on the output bus and select the Bus \rightarrow Flatten menu item in the cascading pop-up menues.



The individual signals in the output bus are now displayed in the **Waveform Viewer** window.

| 🏯 Logic Simulator - Xilinx Foundation F2.1i [dsgn1_1] | × |
|---|---|
| <u>File Signal Waveform Device Options Tools View Window H</u> elp | |
| 🖻 🖬 🚳 🐛 🖧 📶 Functional 💽 📠 🛃 50ns 🖃 🎯 Break 🖃 🌆 | å |
| 🔄 Waveform Viewer 0 | |
| | |
| Junim 5ns/div Junim JS0ns 150ns 200ns 250ns 300ns 0.0 | |
| BD3(hex)#4 | |
| <mark>o</mark> S6 | |
| <mark>o</mark> S5 | |
| <mark>o</mark> S4 | |
| <mark>o</mark> S3 | |
| <mark>o</mark> S2 | |
| <mark>o</mark> S1 | |
| <mark> o</mark> S0 | |
| | |
| | |
| | |
| | |
| 0.0 | J |

Next we repeat the bus flattening operation for the input bus. After doing this, we can see that the bus indicator in the left-most column of the **Waveform Viewer** window has been replaced with an i or o depending upon whether the flattened signal is an input or output, respectively.

| 🌺 Logic Simulator - Xilinx Foundation F2.1i [dsgn1_1] | |
|---|----------|
| <u>File Signal Waveform Device Options Tools View Window H</u> elp | |
| 🖻 🖬 🎒 🖏 🐔 Functional 💽 🚮 🖍 50ns 💽 🎯 Break 💽 🚋 | H |
| 🔄 Waveform Viewer 0 | |
| | |
| 5ns/div 100ns 150ns 200ns 250ns 300ns 100ns < | |
| iD3 | |
| iD2 | |
| i D1 | |
| i D0 | |
| | |
| | |
| | |
| 052 | |
| oS1 | |
| <mark>o</mark> S0 | |
| | |
| | |
| | |
| | 0.0 |

Now that we have all the inputs and outputs displayed in the proper format, we need a way to stimulate the input ports with binary logic levels so we can observe the response on the output ports. Select the Signal \rightarrow Add Stimulators... menu item to begin adding stimulators to the input ports.

| わ L | ogic Simulator - Xilinx F | oundation F2.1i [dsgn1_1] | |
|--------------------------------------|--|---|------|
| <u>F</u> ile | <u>Signal</u> W <u>a</u> veform <u>D</u> evi | ce <u>O</u> ptions <u>T</u> ools <u>V</u> iew <u>W</u> indow <u>H</u> elp | |
| Ê | Add Signals | Functional 🖃 🚮 🞤 50ns 💽 🎯 Break 🖃 🛔 | ē #i |
| | Delete Signals Delete Stimulators Bus Empty Rows | × M→ <= | |
| i D: i D: i D: i D: i D: | Signal <u>H</u> ierarchy <u>C</u> onnections <u>F</u> ind in SC | | |
| oS | Stimulator <u>M</u> ode | | |
| 0 59 0 54 0 53 0 53 0 53 | Sea <u>r</u> ch Select ► Mo <u>v</u> e to Sig <u>n</u> al Set | | |
| oS | | | |
| • | · · · | | |
| | | | 0.0 |

Now the **Stimulator Selection** window appears and it has all the buttons and controls you would ever want to see. But we will only use a few for this example. In the middle of the window is a binary counter labeled Bc. This counter will increment once for each time step that the simulator executes during the simulation of the LED decoder. If we attach the four LED decoder inputs to the lower four bits of this counter, then we can force all possible input combinations into the decoder circuit over a span of sixteen simulation cycles.

To begin attaching inputs to the binary counter bits, highlight the least-significant input port **D0**.

| 😤 Logic Simulator - Xilinx Foundation F2.1i [dsgn1_1] | <u>- 🗆 ×</u> |
|---|--------------|
| <u>File Signal Waveform Device Options Tools View Window Help</u> | |
| 🖻 🖬 🎒 🖧 🐔 🕢 Functional 💽 👼 🔊 50ns 💽 🍩 Break | म म |
| 🚘 Waveform Viewer O | × |
| □ □□□□□□□□ □ □ □□□□□□□□□□□□□□□□□□□□□□ | |
| Sns/div Clo | cks: |
| | 1 [C2] |
| | 3 [C4] |
| | CS |
| | 0 |
| Be: 0000 0000 0000 | 20 |
| | 00 |
| oS3 Form: Dealer D | |
| | ode: OV |
| | |
| Formula Close Help | |
| | |
| | |
| | 0.0 |

Once the **D0** input port is highlighted, click on the least-significant bit of the binary counter.



Now we see that B0 has appeared in the column to the right of the **D0** signal name, indicating that the least-significant input to the LED decoder has been connected to the least-significant bit of the stimulation counter.



We can repeat this operation to connect the succeeding three inputs of the LED decoder to the next three bits of the counter. Then click the Close button.



Now we are finally ready to test the LED decoder. To run the simulation, click on the Simulation Step button a few times. The right-hand pane of the **Waveform Viewer** window will display the binary counter values forced into the inputs and the resulting logic levels on the outputs of the LED decoder. The simulation covers a time interval of 50 ns.



The waveforms may be a bit squeezed to view easily, so you can click the Zoom In button to expand the time scale. Now we can check the output levels for each input combination to see if they match the input-output pairs specified in the VHDL code. For example, when all the inputs are at logic level 0, then all the outputs are at a high logic level except for **S3**. This agrees with the behavior specified on line 14 of the leddcd.vhd file. You can check the response to the remaining fifteen input combinations in a similar fashion.



We can exit the simulator now that we have verified the operation of the LED decoder, but it is wise to save the state of the simulator in case we have to come back and do more tests later. That way we don't have to go through all the effort of adding the input and output signals and attaching stimulators again. Begin this task by selecting the File→Save Simulation State... menu item.

| 🎥 Logic Simulator - Xilinx Foun | dation F2.1i [dsgn1_1] | - 🗆 🗵 |
|---------------------------------|--|-------|
| File Signal Waveform Device | <u>O</u> ptions <u>T</u> ools <u>V</u> iew <u>W</u> indow <u>H</u> elp | |
| Load Waveform Save Waveform | ctional 🔽 🚮 🚰 50ns 💽 🎯 Break 💽 | in in |
| | | |
| Load <u>B</u> reakpoints | | |
| Load Simulation State | 20ns 40ns 60ns 80ns 100ns 120ns | |
| Save Simulation State | | |
| Print | | |
| Prinț Error Report | | |
| Load <u>N</u> etlist | | |
| Simulate Single Component | | |
| R <u>u</u> n Script File | | |
| E <u>x</u> it | | |
| | | |
| | | |
| | | |
| | <u>•</u> | |
| | | 100 |
| | | TOOns |

In the **Save Simulation** window that appears, type leddcd.des into the File name field and click on OK. The current state of the simulator will be saved into this file in the project folder. You can restore the simulator to this saved state by clicking File \rightarrow Load simulation State... in the **Logic Simulator** window and selecting the leddcd.des file.

| Save Simulation | | <u>? ×</u> |
|--|--|--|
| File <u>n</u> ame: leddcd.des | Folders: c:\prag21i\dsgn1_1 C:\ C:\ C:\ C:\ C: C: C: C: C: C: C: C: C: C: C: C: C: | OK Cancel <u>H</u> elp <u>Network</u> |
| Save file as <u>type</u> : Simulation (*.des) | Dri <u>v</u> es: c: | • |

| 🌦 Logic Simulator - Xilinx Foun | dation F2.1i [dsgn1_1] | _ 🗆 🗵 |
|--|--|----------|
| <u>File</u> <u>Signal</u> W <u>a</u> veform <u>D</u> evice | <u>O</u> ptions <u>T</u> ools <u>V</u> iew <u>W</u> indow <u>H</u> elp | |
| Load Waveform | ptional 🔄 👼 🔊 50ns 🖃 🎯 Break 🖃 | H |
| <u>Save Waveform</u> | | |
| Load <u>B</u> reakpoints | | |
| Load Simulation State Save Simulation State | 20ns 40ns 60ns 80ns 100ns 120ns | <u> </u> |
| <u>Print</u> Prin <u>t</u> Error Report | | |
| Load <u>N</u> etlist Simulate Single C <u>o</u> mponent | | |
| R <u>u</u> n Script File | | |
| E <u>x</u> it | | |
| o S1 | | |
| | | |
| | | 100ns |

Finally we can select File \rightarrow Exit to terminate this simulation session.

Implementing the Design

Now that the simulation has given us some confidence that our circuit is performing as an LED decoder, we want to transform the netlist into a bitstream that we can run on a real XC4005XL FPGA in an XS40 evaluation board. The FPGA has some of its pins connected to the parallel port of the PC attached to the XS40 board. We can use the PC to drive logic levels through the parallel port and onto the pins of the FPGA where they will serve as inputs to the LED decoder in the FPGA. The FPGA also has seven pins connected to a seven-segment LED digit. The outputs from the LED decoder should be connected to these pins so we can easily see if the circuit operates correctly. We will create a user-constraints file that will tell the Foundation implementation tools which LED decoder inputs or output should be assigned to a particular physical pin of the FPGA.



Figure 2: Connection of the parallel port and LED digit to the pins of the FPGA on the XS40 Board.

To begin creating the user constraints, select the Project→Add Source File(s)... menu item in the **Project Manager** window.

| 🕸 dsgn1_1 - ver1 (4005XLPC84-3) - Project Manager | <u>- 🗆 ×</u> |
|---|--------------|
| <u>File D</u> ocument <u>View</u> <u>Project</u> <u>Synthesis</u> <u>Implementation</u> <u>T</u> ools <u>H</u> elp | |
| D C I I I I Add Source File(s) | |
| Files Versions Create Version ts Image: Delete Version Delete Version ts | |
| Image: Constraint of the second se | |
| Clear Implementation Data | |
| SYNTHESIS SYNTHESIS SUMULATION MALEMENTATION MALEMENTATION MALEMENTATION MALEMENTATION MALEMENTATION MALEMENTATION MALEMENTATION MALEMENTATION | Y |
| Pcm : Reading Synopsys/Xilinx project | - |
| Pcm : Deleting files from c:\prag21i\dsgn1_1\dpm_net\ | |
| Dpm : Export ver1-Optimized to c:\prag21i\dsgn1_1\dpm_net | |
| Pcm : Reading Synopsys/Xilinx project | ÷ |
| Console / HDL Errors / HDL Warnings / HDL Messages / | |
| Add existing document to project | |

Foundation 2.1i automatically created a user-constraints file called dsgn1_1.ucf when we started this project. Select this file in the **Add Document** window and click on Open.

| Add Documer | nt | | ? × |
|--|--|--|------------------------|
| Look <u>i</u> n: 🔂 | dsgn1_1 | - 🗈 💆 | |
| dpm_net dsgn1_1 ib xproj dsgn1_1.a dsgn1_1.a dsgn1_1.p | dsgn1_1.ucf dsgn1_1.XNF express.ini leddcd.bak b leddcd.des df leddcd.er rj K leddcd.log | leddcd.vhd NETLIST.LOG S95.log xnf2edf.log xproj.ini | |
| File <u>n</u> ame: Files of <u>t</u> ype: | dsgn1_1.ucf All Files (*.*) | <u> </u> | <u>O</u> pen Cancel |
| | | | <u>H</u> elp |

The dsgn1_1.ucf user-constraints file is now added to the project hierarchy. We will place our pin assignments for the LED decoder in this file. Right-click on the dsgn1_1.ucf label in the **Project Hierarchy** pane and select Edit in the pop-up menu.



The design1_1.ucf file contents now appear in the **Report Browser** window. Foundation placed a large amount of information about writing constraints in the file when it was created. You can use Edit \rightarrow Select All and Edit \rightarrow Delete to remove all these comments from the file, or you can just add your own constraints to the file.

| 🧟 dsgn1_1.ucf - Report Browser | . 🗆 🗡 |
|---|--------|
| <u>File Edit Search View Tools H</u> elp | |
| | |
| ###################################### | 1 |
| # The "#" symbol is a comment character. To use this sample file, find the # specification necessary, remove the comment character (#) from the beginning # of the line, and modify the line (if necessary) to fit your design. # # TIMING SPECIFICATIONS | I |
| # # # Timing specifications can be applied to the entire device (global) or to # specific groups in your design (called "time groups"). The time groups are # declared in two basic ways. # | |
| # # Method 1: Based on a net name, where 'my_net' is a net that touches all the # logic to be grouped in to 'logic_grp'. Example: #NET my_net TNM_NET = logic_grp ; # | |
| # Method 2: Group using the key word 'TIMEGRP' and declare using the names # logic in your design. Example: #TIMEGRP group_name = FFS ("U1/*"); | of |
| Ready Ln 1, Col 1 | |

The window below shows the pin assignment constraints used when the LED decoder circuit is targeted to an XS40 Board. The **net** keyword is followed by the name of one of the inputs or outputs of the circuit. The Foundation synthesizer places <> around the index of each element in an input or output bus in the netlist, so signal **d0** (for example) must be referred to as **d<0>** in the user constraints file. The signal name is followed by a location constraint indicated by the **loc** keyword followed by the particular pin the signal is assigned to. For example, input signal **d0** is assigned to pin 44 on the 84-pin PLCC package of the XC4005XL FPGA on the XS40 Board.

| 😫 dsgn1_1.ucf - Report Browser | | - 🗆 🗵 |
|---|-------------------|-------|
| <u>File E</u> dit <u>S</u> earch <u>V</u> iew <u>T</u> ools <u>H</u> elp | | |
| | - ? | |
| net d<0> loc=p44; net d<1> loc=p45; net d<2> loc=p46; net d<3> loc=p47; net s<0> loc=p25; net s<1> loc=p26; net s<2> loc=p24; net s<3> loc=p20; net s<4> loc=p23; net s<5> loc=p18; net s<6> loc=p19; | | |
| I | | F |
| Ready | Ln 11, Col 17 OVR | |

After entering all the constraints, click on File \rightarrow Save and File \rightarrow Exit to save the new pin assignment constraints and close the file.

| 🧕 dsgn1_1.ucf - Report Brows | ser _ 🗖 | × |
|---|-------------------|---|
| <u>File E</u> dit <u>S</u> earch <u>V</u> iew <u>T</u> ools | Help | |
| <u>N</u> ew (| Ctrl+N 7 2 | |
| <u>O</u> pen (| | _ |
| Save A | Ctrl+S | |
| Save <u>A</u> s | | |
| Print | Ctrl+P | |
| Print Pre⊻iew | | |
| Print Setup | | |
| S <u>e</u> nd | | |
| <u>1</u> dsgn1_1.ucf | | |
| 2 C:\FNDTN\\PPIII\cpld.ucf | | |
| 3 C:\FNDTN\\leddcd95.ucf | | |
| <u>4</u> C:\FNDTN\\tripgeni.log | | |
| E <u>x</u> it | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | Ы |
| Save the active document | Ln 11, Col 17 OVR | |

Now we can start the implementation tools by clicking on the Implementation block in the **Design Flow** pane.



We are again presented with the **Synthesis/Implementation setting** window just as we were when we activated the synthesizer in a previous phase of the design flow. But now we can only set the options and control files that affect the implementation tools – all the synthesis settings and the target device selector are locked. This makes sense since the synthesizer generated a netlist based upon the characteristics of the XC4000 FPGA, so we cannot decide to implement that netlist on a different type of programmable device which may not have the same features.

We need to inform the implementation tools about the user constraints file with the pin assignments for the LED decoder. Click on the SET button in the Physical Implementation settings area to do this.

| Synthesis/Implementation settings | × | | | | |
|--|----------------|--|--|--|--|
| Top level: | <u>B</u> un | | | | |
| Version name: ver1 | ОК | | | | |
| Synthesis Settings: | <u>C</u> ancel | | | | |
| | <u>H</u> elp | | | | |
| Target Device | | | | | |
| Family: XC4000XL | | | | | |
| Device: 4005XLPC84 Speed: | xl-3 🔽 | | | | |
| Edit Synthesis/Implementation constraints | | | | | |
| ☐ View Estimated Performance after Optimizat | ion | | | | |
| 🔽 Auto Run Implementation tools | | | | | |
| Physical Implementation settings | | | | | |
| Revision name: rev1 | <u>Options</u> | | | | |
| Control Files: | | | | | |

The **Settings** window lets us specify several types of control files. Guide files are used if we want the implementation tools to use what they learned in a previous implementation of this circuit to guide the current implementation process. Similarly, floorplanning files are created by the designer to give the implementation tools hints about where they should place the netlist components and wires within the FPGA or CPLD programmable arrays. Guide and floorplanning files can significantly reduce the time required to complete the implementation phase. We haven't run the implementation tools on the LED decoder yet, and we haven't created a floorplan for the circuit so neither of these options is of interest to us.

| Settings | : | | × | | | |
|----------|------------------------------------|-------------|--------------|--|--|--|
| Imple | mentation control | files | | | | |
| Curre | ent Revision Control File | e Settings: | | | | |
| Use (| Constraints file from: | None | | | | |
| Сору | Guide file from: | None | • | | | |
| Сору | Floorplan files from: | None | • | | | |
| Curre | Current Revision Control file use: | | | | | |
| | Enable Guided MAP and PAR | | | | | |
| | Enable Floorplanning | | | | | |
| | | | | | | |
| | | | | | | |
| 0 | K Cancel | | <u>H</u> elp | | | |

| Implementation contro | l files | | | |
|------------------------------|----------------|--|--|--|
| - Current Revision Control F | File Settings: | | | |
| Use Constraints file from: | None | | | |
| Copy Guide file from: | None Custom | | | |
| Copy Floorplan files from: | None | | | |
| - Current Revision Control f | ïle use: | | | |
| Enable Guided MAP and PAR | | | | |
| 🗖 Enable Flo | orplanning | | | |
| | | | | |

But we do have a user constraints file, so click on the Use Constraints file from: field and select Custom.

The **Custom** window will display the dsgn1_1.ucf file by default, so all we need to do is click on OK to enable the use of this control file.

| Custom | | × |
|--------|-------------------------------|----------------|
| | Constraints File: dsgn1_1.ucf | <u>B</u> rowse |
| | <u>OK</u> <u>C</u> ancel | <u>H</u> elp |

| Now c | lick O | K to fin | alize the | settinas | for the | implement | ation tools. |
|-------|--------|----------|-----------|----------|---------|-----------|--------------|
| | | | | 000000 | 101 010 | | |

| Settings | | × | | | | |
|---------------------------------|---------------------------|--------------|--|--|--|--|
| Implementation control fi | les | | | | | |
| Current Revision Control File | Settings: | | | | | |
| Use Constraints file from: | Custom | • | | | | |
| Copy Guide file from: | None | • | | | | |
| Copy Floorplan files from: | None | • | | | | |
| | | | | | | |
| Current Revision Control file (| use: | | | | | |
| 🗖 Enable Guide | Enable Guided MAP and PAR | | | | | |
| Enable Floorplanning | | | | | | |
| | | | | | | |
| | | | | | | |
| OK Cancel | | <u>H</u> elp | | | | |

Then click on Run to start the implementation tools.

| Synthesis/Implementation settings | × | | | | |
|---|------------------|--|--|--|--|
| Top level: leddcd | - <u>B</u> un | | | | |
| Version name: ver1 | ОК N | | | | |
| Synthesis Settings: SE | T <u>C</u> ancel | | | | |
| | <u>H</u> elp | | | | |
| Target Device | | | | | |
| Family: XC4000XL | | | | | |
| | | | | | |
| Device: 4005XLPC84 🗾 S | peed: xI-3 🔽 | | | | |
| Edit Synthesis/Implementation constraints View Estimated Performance after Optimization | | | | | |
| V Auto Run Implementation tools | | | | | |
| Physical Implementation settings | | | | | |
| Revision name: rev1 | <u>Options</u> | | | | |
| Control Files: SET | | | | | |

The **Flow Engine** window appears that depicts the progress through the five phases of the FPGA implementation process. Running appears below the currently active phase while Completed appears for each successfully completed step. Status and error messages generated during each implementation step scroll through the lower section of the window. The purpose of each phase is as follows:

- **Translate:** The synthesized netlist format and the user constraints are converted into an internal database format.
- **Map:** The logic gates in the netlist are grouped to take advantage of the resources in the FPGA's CLBs.
- **Place&Route:** The mapped logic gates are placed in specific locations within the FPGA's array of CLBs and the connections between the gates are routed through the FPGA's wiring resources.
- **Timing (Sim):** The propagation delays through the CLBs and routing are computed and stored for use during a timing simulation. (This phase is optional and can be turned off if you don't want to do timing simulations.)
- **Configure:** The bitstream that will configure an FPGA with the placed-and-routed circuit is generated.

| 🏜 dsgn1_1 (ver1->rev1) - Flow | Engine | | | | | |
|---|--------|-------------|---|---------------------------|------------|------------------|
| <u>Flow View Setup Utilities Help</u> | | | | | | |
| 20 E E E E E E E E E E E E E E E E E E E | | | | | | |
| XC4000XL Design Flow (re | v1) | | | | Statu | ıs: OK |
| 🋂 🖒 | | | ⇔ | ₽ ► 1 | ⇔ | |
| Translate | Мар | Place&Route | : | Timing (Sim) | | Configure |
| Running | | | | | | |
| <pre>ngdbuild -p xc4005x1-3-pc84 -uc dsgn1_1.ucf -dd c:\prag21i\dsgn1_1\dsgn1_1.xnf dsgn1_1.d ngdbuild: version C.22 Copyright (c) 1995-1999 Xilinx, Inc. All rights reserved. Command Line: ngdbuild -p xc4005x1-3-pc84 -uc dsgn1_1.ucf -dd c:\prag21i\dsgn1_1\dsgn1_1.xnf dsgn1_1.ngd Launcher: Executing xnf2ngd -p xc4000x1 -u "c:\prag21i\dsgn1_1\dsgn1_1.xnf" "C:\Prag21i\dsgn1_1\xproj\ver1\dsgn1_1.ngo" xnf2ngd: version C.22 Copyright (c) 1995-1999 Xilinx, Inc. All rights reserved. using XNF gate model reading XNF file "c:/prag21i/dsgn1_1/xproj/ver1/dsgn1_1.ngo" Reading NGO file "C:/Prag21i/dsgn1_1/xproj/ver1/dsgn1_1.ngo" Reading component libraries for design expansion</pre> | | | | | | |
| | | | | | | > |
| | | | | | | |
| For Help, press F1 | | | | XC40 | 05XL-3-PC8 | 4 dsgn1_1.ucf // |

Once all five phases of the implementation process have completed, click on OK in the status pop-up window.



A successful implementation is indicated by the green checkmark in the Implementation box in the **Design Flow** pane. We can check how much of the FPGA is used by the LED decoder circuit by selecting the Implementation-View Report Files... menu item or clicking on the report browser toolbar button as shown below.



The **Report Browser** window lists the reports generated by each phase of the implementation process. We can double-click the Place & Route Report icon to get a view of the statistics on the usage of FPGA resources.



Scrolling downward through the place-and-route report brings us to the device utilization summary. The LED decoder has four inputs and seven outputs, so it uses eleven of the 61 input/output blocks (IOBs) of the XC4005XL FPGA. The design is completely combinational so its uses none of the FPGA's flip-flops and latches. It does use four of the 392 CLBs in the FPGA. Each CLB contains two four-input lookup tables (LUTs) and one three-input LUT that perform all the combinational logic duties. The LED decoder requires seven LUTs to generate its seven outputs, and these seven LUTs are packed into four CLBs. Overall, we see the LED decoder circuit doesn't use much of the FPGA at all.

| 📱 dsgn1_1.par - WordPad | | | | | | |
|--|----|-----|----|-----|-----|----------|
| <u>F</u> ile <u>E</u> dit <u>V</u> iew <u>I</u> nsert F <u>o</u> rmat <u>H</u> elp | | | | | | |
| | | | | | | |
| Device utilization summary: | | | | | | <u> </u> |
| Number of External IOBs | 11 | out | of | 61 | 18% | |
| Flops: | 0 | | | | | |
| Latches: | 0 | | | | | _ |
| Number of CLBs | 4 | out | of | 196 | 2% | |
| Total Latches: | 0 | out | of | 392 | 0% | |
| Total CLB Flops: | 0 | out | of | 392 | 0% | |
| 4 input LUTs: | 7 | out | of | 392 | 1% | |
| 3 input LUTs: | 0 | out | of | 196 | 0% | |
| | | | | | | - |
| For Help, press F1 | | | | | | |

We should also check to see if our pin assignment constraints were obeyed. Doubleclick the Pad Report icon to inspect the actual pin assignments.



The input and output names are listed in the pad report file along with the pin number to which they were assigned during the implementation phase. We can see that the actual pin assignments match the assignments we placed in the dsgn1_1.ucf user constraints file.

| 📱 dsgn1_1.pad - WordPad | | | - 🗆 × |
|---|---|--|-------|
| | | | |
| | | | |
| PAR: Xilinx Place And Route C.22. Copyright (c) 1995-1999 Xilinx, Inc. All rights of Thu Jan 18 21:19:56 2001 | reserved. | | _ |
| Xilinx PAD Specification File | | | |
| Input file: map.ncd Output file: dsgn1_1.ncd Part type: xc4005x1 Speed grade: -3 Package: pc84 | | | |
| Thu Jan 18 21:19:56 2001 Pinout by Pin Name: | | | |
| Pin Name | Direction | Pin Number | i |
| d<0> d<1> d<2> d<3> s<0> s<1> s<2> s<3> s<4> s<5> s<6> | INPUT INPUT INPUT OUTPUT OUTPUT OUTPUT OUTPUT OUTPUT OUTPUT | P44 P45 P46 P25 P26 P24 P20 P23 P18 P19 | |
| For Help, press F1 | | | |
Downloading and Testing

We have successfully synthesized, simulated, and implemented the LED decoder, so now we can test it in an actual FPGA. First we should locate the actual LED decoder bitstream. It can be found in the C:\Prag21\dsgn1_1\xproj\ver1\rev1 folder in the dsgn1_1.bit file.

| 🔁 rev1 | | |
|--------------------------------|-------------------------------|-------------------|
| <u>F</u> ile <u>E</u> dit ⊻iew | <u>G</u> o F <u>a</u> vorites | Help |
|] ⇐ ▪ ➡ - Ē | X D C | v) X @ ⊞ · |
| Address 🗋 C:\Prag | ;21i\dsgn1_1\xproj\v | rer1\rev1 |
| 🖻 bitgen.ut | 🛋 dsgn1_1.nga | 🔊 map.ncd |
| 🛋 command.his | 🔊 dsgn1_1.ngd | 🔊 map.ngm |
| 🔊 dsgn1_1.alf | 🔊 dsgn1_1.pad | 폐 program.his |
| 🔊 dsgn1_1.bgn | 폐 dsgn1_1.par | 🛋 revision.obf |
| 🛋 dsgn1_1.bit 📐 | 🔊 dsgn1_1.pcf | 🛋 revision.rbf |
| 🔳 dsgn1_1.bld ^K S | 폐 dsgn1_1.twr | 🔊 rptbrwsr.dat |
| 🔊 dsgn1_1.dly | 🗐 dsgn1_1.ucf | 🗒 time_sim.edn |
| 🗒 dsgn1_1.drc | 💌 dsgn1_1.xpi | 🗒 xc4000.cfg |
| 🔊 dsgn1_1.ll | 👪 fe.log | 🛋 xc4000.imp |
| 🔊 dsgn1_1.ncd | 💌 map.mrp | 🛋 xc4000.sml |
| | | |
| 1 object(s) selected | 1 | 🛄 My Computer 🏼 🎵 |

Now apply power to the XS40 Board, connect it to the parallel port of your PC, and double-click the GXSLOAD icon to start the process of loading the LED decoder bitstream into the XC4005XL FPGA.



| | Tevl | | | Ň |
|---|--|-------------------------------|------------------|-----|
| | _ <u>F</u> ile <u>E</u> dit <u>V</u> iew | <u>G</u> o F <u>a</u> vorites | <u>H</u> elp | ł |
| |] ⇐ ▪ ➡ - 🖬 | X d C | 9 × 🕅 🏛 • | |
| | Address 🗀 C:\Pragi | 21i\dsgn1_1\xproj\v | er1\rev1 | - |
| | 🔊 bitgen.ut | 🛋 dsgn1_1.nga | 🔊 map.ncd | |
| | command.his | 🔳 dsgn1_1.ngd | 🗃 map.ngm | |
| | dsgn1_1.alf | 💌 dsgn1_1.pad | program.his | |
| | dsgn1_1.bgn | 💌 dsgn1_1.par | revision.obf | |
| | dsgn1_1.bit | dsgn1_1.pcf | revision.rbf | |
| | dsgn1_1.bld | 🔊 dsgn1_1.twr | 🔊 rptbrwsr.dat | |
| 🗶 gxsload | dsgn1_1.dly | dsgn1_1.uct | i≡i time_sim.edn | |
| | l≝idsgn1_1.drc | 🔎 dsgn1_1.xpi | i≡i xc4000.cfg | |
| Drop .BIT, .SVF, .HEX, and .EXO Exit | l @ dsgn1_1.1 | gol.et 📷 | ■ xc4000.imp | |
| files here to download to the | asgn1_1.ncd | 🔳 map.mrp | 🔳 XC4UUU.SMI | |
| X5 of X5V Board. | | | | |
| Recent Files: | 1 object(s) selected | 1 | 💷 My Computer | |
| | | | <u></u> | 111 |
| | | | | |
| juli juli juli juli juli juli juli juli | | | | |
| ** + | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| Beload EEPBOM Port LOTI | | | | |
| | | | | |
| | | | | |

Then just drag-and-drop the dsgn1_1.bit file from the **rev1** window into the **gxsload** window.

Once the bitstream file is dropped in the **gxsload** window, a progress bar will appear to show the percentage of the bitstream transmitted to the FPGA. The download should take less than ten seconds, after which a pop-up window will appear to indicate the XS40 FPGA Board is programmed. Click on OK to remove the pop-up window.

| 🗶 gxsload | _ 🗆 🗙 |
|--|------------|
| Drop .BIT, .SVF, .HEX, and .EXO files here to download to the XS or XSV Board. | Exit |
| Rei GXSLOAD | × |
| ds The XS40 Board is pro | grammed!! |
| <u>R</u> eload EEPROM P | ort LPT1 💌 |

Now we need to drive the inputs of the LED decoder and observe its response on the LED digit of the XS40 Board. Double-click the GXSPORT icon to start up the utility that can drive the FPGA inputs through the PC parallel port.



The **gxsport** window has eight buttons that correspond to the eight parallel port data pins. The current level on each data pin is reflected in the binary digit displayed within each button. Clicking a data button toggles the level, *but the new output is not driven onto the parallel port pin until the Strobe button is pressed*. We can drive test vectors into the LED decoder circuit by pressing buttons D0, D1, D2, and D3 to set the desired pattern and then clicking Strobe.

| 🗶 gxsport | _ 🗆 🗙 |
|--|-------|
| 1 1 1 1 1 1 1 1 D7 D6 D5 D4 D3 D2 D1 D0 Strobe Count Port LPT1 LPT1 | Exit |

But there is a faster way than typing in all sixteen input vectors. Just check the Count box to make the eight-bit value represented by D7...D0 increment every time Strobe is pressed.

| 🔼 gxsport | | | | _ 🗆 🗡 |
|------------------------|--------------|---------------------|--------------|-------|
| 1 1 D7 D6 Strobe | 1 1 D5 D4 | 1 1 D3 D2 Por | 1 1 D1 D0 | Exit |

Then just click Strobe sixteen times. You should see the LED display the next hexadecimal digit after each click.

| 🔼 gxsport | | | _ 🗆 🗵 |
|-----------|------------------|----------|---------|
| 0 0 | 0 0 | 0 0 0 | DO Exit |
| D7 D6 | D5 D4 | D3 D2 D1 | |
| Strobe | IV <u>C</u> ount | Port LPT | |

Retargeting the Circuit at an XC9500 CPLD

At this point we have synthesized, simulated, implemented, downloaded, and tested the LED decoder on an XC4005XL FPGA. Now we will retarget the LED decoder at an XC95108 CPLD device. We will create a new version of the project to hold the modified design. To start, select the Project-Create Version... menu item.

| dsgn1_1 - ver1 (40 File Document View | 05XLPC84-3) - Project | t Manager Iementation Tools Help | <u>_ </u> |
|---|--|--|--|
| | Add Source File(s) | | |
| Files Versions | <u>C</u> reate Version Delete Version | s \ | - |
| dsgn1_1.u ⊞- ⊈vleddcd.vhd ⊡ dsgn1_1 | Create <u>R</u> evision Co <u>p</u> y Revision Delete Revision | 005XL-3-PC84) | - |
| Simprims | Clear Implementation E | | |
| | | SYNTHESIS WINTHESIS | × |
| Xie : Flow Engine Xie : Flow Engine Xie : Flow Engine Xie : Flow Engine Xie : Flow Engine | ver1->rev1 (Mapped Ok ver1->rev1 (Routed OK ver1->rev1 (Timed OK) ver1->rev1 (Implement | K) ()) ted OK) | <u>^</u> |
| Xie : Flow Engine | ver1->rev1 Completed 8 | Successfully. | ÷ |
| Creates a new version | n of the design data | | <u>_</u> |

Note that the Version name field has automatically been set to ver2 In the **Create Version** window that appears. Set the fields in the Target Device area to the values needed for the XS95 Board as shown below.

| Create Versio | n | | × | |
|---|------------------|-------------------|----------------|--|
| Top level: | leddcd | • | <u>R</u> un | |
| Version name: | ver2 | | OK | |
| Synthesis Setti | ngs: | SET | <u>C</u> ancel | |
| | | | <u>H</u> elp | |
| F Target Devic | ;e | | | |
| Family: XC | 9500 | • | | |
| Device: 95 | 108PC84 | Speed: | -20 🔹 | |
| Edit Synthesis/Implementation constraints | | | | |
| 🗖 View Estima | ated Performanc | ce after Optimiza | tion | |
| 🗖 Auto Run | Implementation | i tools | | |
| Physical Imp | lementation sett | tings | | |
| Rev | ision name: | rev1 | <u>Options</u> | |
| Con | rol Files: | SET | | |
| | | | | |

Next, click on the Run button to activate the synthesizer. The synthesizer will create a new netlist the takes into account the specific features of the XC9500 CPLD architecture.

| Create Versio | n | | | × |
|----------------|---------------|------------|------------|-----------------|
| Top level: | leddcd | | - | <u>B</u> un |
| Version name: | ver2 | | | ок |
| Synthesis Sett | ings: | | SET | <u>C</u> ancel |
| | | | | <u>H</u> elp |
| 🗖 Target Devi | ce | | | |
| Family: XC | :9500 | • | | |
| Device: 95 | 108PC84 | • | Speed: | -20 💌 |
| Edit Synthe | sis/Implemer | ntation co | nstraints | |
| 🔲 View Estim | ated Performa | ance after | r Optimiza | ation |
| 🗖 Auto Rur | Implementat | ion tools | | |
| Physical Imp | lementation s | ettings— | | |
| Rev | ision name: | rev1 | | <u>O</u> ptions |
| Con | trol Files: | SE | T | |
| | | | | |

After the netlist synthesis is complete, the **Project Manager** window shows a green checkmark in the Synthesis block of the **Design Flow** pane. The version label in the **Design Flow** pane has also been changed to ver2. We can view more details about the different versions of the LED decoder project by clicking on the Versions tab in the **Project Hierarchy** pane. We see that ver1 is targeted to an XC4005XL FPGA and has been successfully synthesized (both functional and optimized netlists are present) and implemented. The ver2 version, however, is targeted at an XC95108 CPLD and has only been synthesized to this point. No implementation phase has been performed yet. (That accounts for the yellow question mark in the Implementation block of the **Design Flow** pane.) We can activate a version by clicking on its name in the Versions tab. The ver2 version is currently active, so we will leave it that way.



As compared to the XS40 Board, the CPLD on the XS95 Board has different pins connected to the parallel port and LED digit. Therefore, we need to change the pin assignment constraints in the dsgn1_1.ucf file. Click on the Files tab in the **Project Hierarchy** pane and then double-click the dsgn1_1.ucf file name to edit the user constraints file.

| ዾ dsgn1_1 - ver2 (95108-20PC84) - I | Project Manager _ | |
|--|--|---|
| <u>File Document View Project Synthes</u> | is <u>I</u> mplementation <u>T</u> ools <u>H</u> elp | |
| D 🕞 🖯 🚺 🛤 🖻 🍆 📄 | | |
| Files Versions | Flow Contents Reports | |
| Grading and the second s | ver2 | ÷ |
| | | |
| ~~~ • xta200 | | |
| | SYNTHESIS | |
| | | |
| | | |
| Pcm : Implementation ver2 Comple Pcm : Deleting files from c:\prag21i\ Dpm : Export ver2-Optimized to c:\pr Pcm : Reading Synopsys/Xilinx proj | ited Successfully. Idsgn1_1\dpm_net\ rag21i\dsgn1_1\dpm_net ect | - |
| Pcm : Execute: c:\fndtn\active\exe\rb | rowser.exe | |
| Console / HDL Errors / HDL Warnings | / HDL Messages / | Ŀ |
| Ready | | |

Edit the pin assignments for the XS95 Board as follows. Then save the file and exit.

| 😫 dsgn1_1.ucf - Report Browser | |
|---|-------------------------------|
| <u>File E</u> dit <u>S</u> earch <u>V</u> iew <u>T</u> ools <u>H</u> elp | |
| | - ? |
| net d<0> loc=p46; net d<1> loc=p47; net d<2> loc=p48; net d<3> loc=p50; net s<0> loc=p21; net s<1> loc=p23; net s<2> loc=p19; net s<3> loc=p17; net s<4> loc=p18; net s<5> loc=p14; net s<6> loc=p15; | I |
| | <u>></u> |
| Ready | Ln 11, Col 17 OVR //. |



Figure 3: Connection of the parallel port and LED digit to the pins of the CPLD on the XS95 Board.



Now start the implementation tools that will map the netlist to the XC95108 CPLD.

The **Synthesis/Implementation setting** window will appear. Press the SET button so we can tell the implementation tools where to find the updated user constraint file.

| Synthesis/Implementation settings | × |
|--|-----------------|
| Top level: | <u>R</u> un |
| Version name: ver2 | ОК |
| Synthesis Settings: | <u>C</u> ancel |
| | <u>H</u> elp |
| Target Device | |
| Family: XC9500 | |
| Device: 95108PC84 Speed: | -20 🔽 |
| Edit Synthesis/Implementation constraints | |
| 🔲 View Estimated Performance after Optimizat | ion |
| Value Auto Run Implementation tools | |
| Physical Implementation settings | |
| Revision name: rev1 | <u>O</u> ptions |
| Control Files: SET | |

In the **Settings** window, the drop-down list for the Use Constraints file from: field contains a few more entries than it did last time. The first two entries refer to constraint files for the previous version targeted at the XC4005XL FPGA, so they are not suitable for this version. Select the Custom entry.

| Settings | × | | | | |
|-------------------------------|---|--|--|--|--|
| Implementation control (| ïles | | | | |
| Current Revision Control File | e Settings: | | | | |
| Use Constraints file from: | None | | | | |
| Copy Guide file from: | Last Revision(ver1->rev1) ver1->rev1 None | | | | |
| Copy Floorplan files from: | Custor | | | | |
| Current Revision Control file | use: | | | | |
| 🗖 Enable Guide | ed MAP and PAR | | | | |
| Enable Floorplanning | | | | | |
| | | | | | |
| OK Cancel | <u>H</u> elp | | | | |

Click on the Browse button in the **Custom** window that appears.

| Custom | × |
|---------------------------|--------------|
| <u>C</u> onstraints File: | Browse |
| <u> </u> | <u>H</u> elp |

Then move to the top level of the project where the modified user constraints file is found.

| Select file | <u>?×</u> |
|---|--------------|
| Look in: dsgn1_1 dpm_ dsgn1 dsgn1 bib xproj dsgn1 Removable Disk (D:) E:) Network Neighborhood | |
| File name: dsgn1_1.ucf Files of type: User Constraints (*.UCF) | ↓ Cancel |

Highlight the user constraints file and click on Open.

| Select file | | | | | ? × |
|--------------------|--------------------------|-----|---------|------------|--------------|
| Look <u>i</u> n: 🔂 | dsgn1_1 | • 🗈 | <u></u> | <u>e</u> * | |
| dpm_net | | | | | |
| dsgn1_1 | | | | | |
| | | | | | |
| dsgn1_1.u | cf | | | | |
| | | | | | |
| | | | | | |
| File <u>n</u> ame: | dsgn1_1.ucf | | | | <u>O</u> pen |
| Files of type: | User Constraints (*.UCF) | | • | | Cancel |
| | , | | _ | | |

The **Custom** window now reflects the name of the user constraints file. Click on OK.



Then click on OK in the **Settings** window.

| Settings | × |
|-------------------------------|-----------------|
| Implementation control | files |
| Current Revision Control Fi | le Settings: |
| Use Constraints file from: | Custom |
| Copy Guide file from: | None |
| Copy Floorplan files from: | None |
| Current Revision Control file | e use: |
| 🗖 Enable Guid | ded MAP and PAR |
| 🗖 Enable Floo | rplanning |
| | |
| OK Cancel | <u>H</u> elp |

Now that the user constraints file for the XS95 Board has been specified, click on Run to start the implementation tools.

| Synthesis/Implementation settings | × × |
|--------------------------------------|------------------|
| Top level: leddcd | <u>Bun</u> |
| Version name: ver2 | ОК |
| Synthesis Settings: | T <u>C</u> ancel |
| | <u>H</u> elp |
| Target Device | |
| Family: XC9500 | |
| Device: 95108PC84 S | ipeed: 20 🚽 |
| Edit Synthesis/Implementation cons | traints |
| ☐ View Estimated Performance after 0 | ptimization |
| Auto Run Implementation tools | |
| Physical Implementation settings | |
| Revision name: rev1 | <u>Options</u> |
| Control Files: | |
| | |

The **Flow Engine** window appears, but only four steps are required for a CPLD implementation versus the five steps used in an FPGA implementation. (The Fit step does the same things for a CPLD that the Map and Place&Route steps do for an FPGA.)



The implementation phase should complete without incident.



Now that the implementation is completed (note the green checkmark in the Implementation box), we can check the CPLD utilization and pin assignments with the report browser.



For CPLDs, the device utilization summary and the pin assignments are both recorded in the Fitting Report. Double-click the icon to view this file.

| 🚜 Report B | rowser - dsgni | _1(ver2->rev1) | × |
|-----------------------|----------------|------------------------------|---|
| | | | |
| Translation Report | Fitting Report | Post Layout Timing Report | |
| | | | |
| | | | |

The summary of the CPLD resources that are used by the LED decoder is placed at the top of the file. The circuit uses eleven I/O pins of the 69 present on the CPLD. Seven

macrocells are used to hold the combinational logic for the LED decoder's outputs. As with the FPGA, the LED decoder does not consume much of the CPLD resources.

| 📕 dsgn1_1.rpt - Wor | dPad | | | | | | | | | × |
|--|----------------|------------------|-----------|------------|------|------------|-------|---------|--------------|----|
| $\underline{F}ile \underline{E}dit \underline{V}iew \underline{I}nsert$ | t F <u>o</u> r | mat <u>H</u> elp | | | | | | | | |
| | . M | X 🖻 🖬 | <u> </u> | | | | | | | |
| XACT: version | n C. | 22 | Fit | tter Re | port | Xilinx | Inc. | | | 1 |
| Design Name | e: d | san1 1 | | | | | | | | |
| Fitting Status | з: S | uccessful | | | | Date | : 1-3 | 18-21 | 001, 10:10PM | |
| ********* | * * * * | ******* | ** Resour | ce Summ | ary | ****** | **** | * * * * | ***** | |
| Design | Dev | ice | Macro | ocells | | Product T | erms | Pi | ns | |
| Name | Use | d | Used | | | Used | | Us | ed | |
| dsgn1_1 | XC9 | 5108-20-P | C84 7 /: | 108 (| 6%) | 25 / 540 (| 4%) | 11 | /69 (15%) | |
| PIN RESOURCES: | : | | | | | | | | | |
| Signal Type | Re | quired | Mapped | Pin | Туре | 2 | Us: | ≘d | Remaining | |
| Input | : | 4 | 4 | , I/O | | | : : | 11 | 52 | |
| Output | : | 7 | 7 | GCK/ | IO | | : | 0 | 3 | |
| Bidirectional | : | 0 | 0 | GTS/ | IO | | : | 0 | 2 | |
| GCK | : | Ο | Ο | GSR/ | IO | | : | 0 | 1 | |
| GTS | : | Ο | Ο | I | | | | | | |
| GSR | : | Ο | 0 | I | | | | | | |
| | | | | | | | | | | |
| Total | | 11 | 11 | | | | | | | - |
| For Help, press F1 | | | | | | | | | | 1. |

The pin assignments are found further down in the file. As expected, the implementation tools assigned the inputs and outputs to the same pins that we specified in the user constraints file.

| 📕 dsgn1_1.rpt - WordPad | | | | | | | | | × |
|---|--------------|----------|----------|--------|-------|-------|------------|----------|----|
| <u>F</u> ile <u>E</u> dit ⊻iew <u>I</u> nsert F <u>o</u> rmat | <u>H</u> elp | | | | | | | | |
| | (🖻 🛍 🗠 | B | | | | | | | |
| ******************Resour | rces Used | by Suc | cessfull | y Map | ped I | ogi | Pin number | - column | 1 |
| ** LOGIC ** Signal | Fotal Si | .gnals | Loc | Pwr | Slew | Pin 4 | Fin | Pin | |
| Name I | Pt Us | ed | | Mode | Rate | # | Туре | Use | |
| s<0> | 4 4 | | FB3 11 | STD | FAST | 21 | 1/0 | 0 | |
| s<1> 3 | 3 4 | | FB3_12 | STD | FAST | 23 | I/O | 0 | |
| s<2> 3 | 3 4 | | FB3_8 | STD | FAST | 19 | 1/0 | 0 | |
| s<3> 3 | 3 4 | | FB3_5 | STD | FAST | 17 | I/O | 0 | |
| s<4> | 4 4 | | FB3_6 | STD | FAST | 18 | 1/0 | 0 | |
| s<5> 4 | 4 4 | | FB3_2 | STD | FAST | 14 | 1/0 | 0 | |
| s<6> 4 | 4 4 | | FB3_3 | STD | FAST | 15 | I/O | 0 | |
| ** INPUTS ** | | | | | | | | | |
| Signal | | | Loc | | | Pin | Pin | Pin | |
| Name | | | | | | # | Туре | Use | |
| d<0> | | | FB6_3 | | | 46 | I/O | I | |
| d<1> | | | FB6_5 | | | 47 | 1/0 | I | |
| d<2> | | | FB6_6 | | | 48 | 1/0 | I | |
| d<3> | | | FB6_8 | | | 50 | 1/0 | I | |
| End of Resources Used | i by Succe | ssfull | y Mapped | l Logi | .c | | | | |
| | | | | | | | | | -1 |
| For Help, press F1 | | | | | | | | | 1. |

We need to do a little more processing on the bitstream output by the implementation tools before we can download them to an XC9500 CPLD. Click on the Programming box in the **Design Flow** pane to begin this step.





The JTAG Programmer window will appear displaying a single XC95108 device.

We need to translate the bitstream into the SVF format that is compatible with the GXSLOAD utility. Select Output-Create SVF File... to store the translated bitstream into a file.



In the **SVF Options** window, select the Through Test-Logic-Reset radio button. This will insure that the downloading circuitry of the XC9500 CPLD is properly initialized before the bitstream enters the device. Then click on OK.

| SVF Options | | × | | | | |
|---------------------------|--------------------------|------|--|--|--|--|
| Initial transition to F | Run-Test/Idle: | | | | | |
| Through Test-L | Through Test-Logic-Reset | | | | | |
| Skipping Test-Logic-Reset | | | | | | |
| ок | Cancel | Help | | | | |

The **Create a New SVF File** window will appear next. By default, the SVF file will be stored in the folder for this verison and revision of the project in a file called dsgn1_1.svf. Just click on Save to accept these defaults.

| Create a New SVF File | <u>? ×</u> |
|--------------------------------|--------------|
| Save jn: 🔄 rev1 | · 🗈 🙋 😁 📰 |
| | |
| | |
| | |
| | |
| J | |
| File name: dsgn1_1.svf | <u>S</u> ave |
| Save as type: SVF Files(*.svf) | Cancel |

Once the SVF file specified, it is time to generate the translated bitstream. Since the bitstream is going to be programmed into the CPLD, select the Operations→Program item from the menu list.

| 🎇 dsgn1_ | 1 - JTAG Progra | nmer | | | - 🗆 🗵 |
|---------------------------|-----------------------------------|-----------------------------|-------|----------|------------|
| <u>F</u> ile <u>E</u> dit | Operations Output | t <u>V</u> iew <u>H</u> elp | | | |
| | <u>P</u> rogram <u>V</u> erify | ⊳ | | <u>₽</u> | |
| | <u>E</u> rase | | | | - |
| | <u>F</u> unctional Test | | | | |
| | Blank Check | | | | |
| | Beauback Jede | :C | | | |
| TDI | Get Device Che | ecksum | | | |
| | Get Device <u>S</u> ig | nature/Usercode | | | |
| | Chain <u>O</u> peration | 18 | | | |
| | dsgn1_1.jed | | | | |
| | | | | | |
| 100 | | | | | |
| | | | | | |
| | | | | | _ |
| <u> </u> | | | | | |
| Programs | the selected devi | ces in the JTAG o | :hain | SVF M | ode // |

The **Options** window will appear with a set of actions we can add to the programming bitstream. The Erase Before Programming option should be checked to force the CPLD to erase its internal Flash storage before the new bitstream is loaded. (Failure to erase the storage can lead to errors if the CPLD was previously programmed with a different bitstream.) None of the other options are applicable to this example so they should be left unchecked. (*Definitely do not check the Write Protect box or you will be unable to load new bitstreams into the CPLD in the future*.) Click on OK after setting the options as shown below.

| 0 | Dptions | × |
|---|--|---|
| | Program Options | |
| | 🔽 Erase Before Programming 🗖 Skip user array | |
| | □ <u>V</u> erify □ <u>W</u> rite Protect | |
| | <u>F</u> unctional Test <u>R</u> ead Protect | |
| | 🗖 Parallel Modi 🗖 Load Epga | |
| | External <u>P</u> in Verification Pin #: | |
| | Usercode (8 Hex Chars) FFFFFFF | |
| | | |
| | | |
| | OK Cancel <u>H</u> elp | |

An **Operation Status** window appears to show you the progress as the SVF file is generated. Click on OK after all operations are complete.

| Operation Status | × |
|--|---|
| Loading Boundary-Scan Description Language (BSDL) file 'C:/Fndtn/xc9500/data/xc95108.bsd'completed successfully. 'dsgn1_1(Device1)': Generating SVF vectors to check boundary-scan chain integritydone. 'dsgn1_1(Device1)': Generating SVF vectors to put device in ISP modedone. 'dsgn1_1(Device1)': Generating SVF vectors to erase devicedone. 'dsgn1_1(Device1)': Processing JEDEC filedone. 'dsgn1_1(Device1)': Generating SVF vectors to program devicedone. 'dsgn1_1(Device1)': SVF vector generation for programming completed successfully. | × |
| All operations were completed successfully. | |
| OK View Log File | |

Now that the SVF file with the translated bitstream has been created, we can exit the **JTAG Programmer** window.

| 🇱 dsgn1_1 - JTAG Programn | her | _ 🗆 🗵 |
|--|------------------------|-------|
| <u>File</u> <u>E</u> dit Operations <u>O</u> utput | ⊻iew <u>H</u> elp | |
| New | Ctrl+N 💘 ☵ ☵ 뀨 ☷ 💁 🎖 🕅 | |
| <u>U</u> pen | | |
| Initialize Chain | Ctrl+I | |
| <u>D</u> ebug Chain | Ctrl+B | |
| <u>S</u> ave | Ctrl+S | |
| Save <u>A</u> s | | |
| 1 C:\wbpckex\uinfc\uinfc.cdf | | |
| 2 C: Wilinx_CPLD \ \uinfc.cdf | | |
| 3 C:\wbpckex\ex2\adder.cdf | | |
| | | |
| New <u>L</u> og File | | |
| Preferences | | |
| E <u>x</u> it | | |
| <u></u> | | |
| Quits the application | SVF M | |

Upon exiting the **JTAG Programmer** window, you will be asked if you want to save any changes. This is rarely necessary so click on No. (This will not affect the SVF file that was already created.)



Now we have to go find the SVF file with the bitstream. It will be stored in the folder for reversion rev1 of version ver2 of the dsgn1_1 project as shown below.

| 🔁 rev1 | | | |
|---------------------|--|---------------------|----------|
| | v <u>G</u> o F <u>a</u> vorites <u>H</u> | <u>t</u> elp | 1 |
| | | v) × @ ⊞ · | |
| Address 🗋 C:\Pra | ag21i\dsgn1_1\xproj\ve | r2\rev1 | • |
| 🛋 command.his | 🗒 dsgn1_1.rpt | 🛋 revision.rbf | |
| 🔊 dsgn1_1.bld | 🛋 dsgn1_1.svf 📐 | 🗒 time_sim.edn | |
| 🔊 dsgn1_1.ctl | 📓 dsgn1_1.tim 🗟 | 🛋 xc9500.imp | |
| 🔊 dsgn1_1.data | 🗿 dsgn1_1.ucf | 🛋 xc9500.sml | |
| 🔊 dsgn1_1.gyd | 🛋 dsgn1_1.vm6 | | |
| 🔊 dsgn1_1.jed | 🛋 dsgn1_1.xbt | | |
| 👪 dsgn1_1.log | 🎇 fe.log | | |
| 🖻 dsgn1_1.mod | 👪 jtagpgmr.log | | |
| 🔊 dsgn1_1.nga | 🛋 program.his | | |
| 🔊 dsgn1_1.ngd | 🛋 revision.obf | | |
| | | | |
|] | - | | |
| 1 object(s) selecte | ed | 866KB 🛄 My Computer | 11. |

With the XS95 Board connected to a power supply and the PC parallel port, just dragand-drop the dsgn1_1.svf file over to the **gxsload** window.

| | rev1 |
|---|--|
| | <u>File E</u> dit <u>V</u> iew <u>G</u> o F <u>a</u> vorites <u>H</u> elp |
| | |
| 🗶 gxsload | Address C:\Prag21i\dsgn1_1\xproj\ver2\rev1 |
| Drop. BIT, .SVF, .HEX, and .EXD files here to download to the XS or XSV Board. Recent Files: | ■ command.his ■ dsgn1_1.rpt ■ revision.rbf ■ dsgn1_1.bld ■ dsgn1_1.svf ■ time_sim.edn ■ dsgn1_1.ctl ■ dsgn1_1.tim ■ xc9500.imp ■ dsgn1_1.data @ dsgn1_1.ucf ■ xc9500.sml ■ dsgn1_1.gyd ■ dsgn1_1.vm6 ■ rptbrwsr.dat ■ dsgn1_1.jed ■ dsgn1_1.xbt ■ dsgn1_1.log ■ fe.log ■ dsgn1_1.mod ■ itagggmr.log ■ dsgn1_1.nga ■ program.his ■ dsgn1_1.ngd ■ revision.obf |
| | 1 object(s) selected |
| Reload EEPROM Port LPT1 | |

It will take a minute or so for the bitstream to download into the XC95108 CPLD on the XS95 Board. (Most of this time is used to erase the nonvolatile Flash memory in the CPLD that stores the bitstream.)

| 🗶 gxsload | <u>- ×</u> |
|--|-------------|
| Drop .BIT, .SVF, .HEX, and .EX0 files here to download to the XS or XSV Board. | Exit |
| Re GXSLOAD | × |
| ds The XS95 Board is proj | grammed!! |
| Reload EEPROM P | ort LPT1 - |

Once the XS95 Board is programmed, we can test it in exactly the same way we tested the LED decoder circuit with the XS40 Board. The results should be the identical.

| 0 0 1 1 | 0 0 0 Exit |
|-------------------------|-------------|
| D7 D6 D5 D4 D | D2 D1 D0 |
| Strobe, I <u>C</u> ount | Port LPT1 - |