// 4-bit Adder: Behavioral Verilog Description

module adder_4_b_v(A, B, C0, S, C4);
	input[3:0] A, B;
	input C0;
	output[3:0] S;
	output C4;

	assign {C4, S} = A + B + C0;
endmodule