The Hardware Book

by Joakim Ögren





Visit Cable City at http://www.cablecity.com

Welcome to the Hardware Book. Your electronic reference guide.

Created and maintained by Joakim Ögren.

This is the PDF (Adobe Acrobat) version. It's converted from HTML to PDF so the result may sometimes look a bit strange. Please let me know if you find any major visual errors. You will find the online version and the latest PDF version at HwB http://www.blackdown.org/~hwb/hwb.html.

Current version 1.3 BETA. Converted from HTML 1997-11-23.

Contents:

Connectors Pinouts for connectors, buses etc.

Connectors Top 10 Too many? These are the most common.

Cables How to build serial cables and many other cables.

Adapters How to build adapters.

Circuits
Misc circuits (active filters etc).
Misc
Misc information (encyclopaedia).
Tables
Misc tables with info. (AWG..)

Download Download a WinHelp or HTML version for offline viewing.

HwB-News Subscribe to the HwB Newsletter! Info about updates etc.

Wanted Information I am currently looking for.

About Who did this? And why?

Comment Send your comments to the author.

Note: This PDF file may NOT be sold in printed form.

(C) Joakim Ögren 1996,1997

BETA RELEASE

What does the information that is listed for each connector mean? See the tutorial.

Buses:

- ISA (Technical)
- EISA (Technical)
- PCI (Technical)
- VESA LocalBus (VLB) (Technical)
- CompactPCI (Technical)
- IndustrialPCI
- SmallPCI
- Miniature Card (Technical)
- NuBus
- NuBus 90
- Zorro II
- Zorro II/III
- CPU-port (A1200)
- Ramex (A1000)
- Video Expansion (Amiga)
- CD32 Expansion
- CardBus
- PC Card
- PC Card ATA
- PCMCIA
- CompactFlash
- C-bus II
- SSFDC
- PC-104
- Unibus

Serial In/Out:

- RS-232
- Serial (PC 9)
- Serial (PC 25)
- Serial (Amiga 1000)
- Serial (Amiga)
- Serial (MSX)

- Serial (Printer)
- Mouse (PS/2)
- Serial (15)
- DEC Dual RS-232
- Macintosh RS-422
- RS-422
- Macintosh Serial
- C64 RS232 User Port
- DEC DLV11-J Serial
- Cisco Console Port
- RocketPort Serialport
- CoCo Serial Printer
- Conrad Electronics MM3610D

Parallel In/Out:

- Parallel (PC)
- Parallel (Amiga)
- Parallel (Amiga 1000)
- ECP Parallel (Technical)
- Centronics Printer
- MSX Parallel
- Parallel (Olivetti M10)
- Amstrad CPC6128 Printer Port

Misc In/Out:

- Universal Serial Bus (USB) (Technical)
- BeBox GeekPort
- C64/C16/C116/+4 Serial I/O
- Atari ACSI DMA

Video:

- VGA (VESA DDC)
- VGA (15)
- VGA (9)
- CGA
- EGA
- PGA
- MDA (Hercules)
- VESA Feature
- Macintosh Video
- Amiga Video
- RF Monitor (Amiga 1000)
- CDTV Video Slot
- PlayStation A/V
- Commodore 1084 & 1084S (Analog)
- Commodore 1084 & 1084S (Digital)
- Commodore 1084d & 1084dS
- Atari Jaguar A/V
- SNES Video
- NeoGeo Audio/Video



- Amstrad CPC6128 Monitor
- Amstrad CPC6128 Plus Monitor
- Atari ST Monitor
- Sun Video
- ZX Spectrum 128 RGB
- 3b1-7300 Video
- CM-8/CoCo RGB
- AT&T 53D410
- AT&T 6300 Taxan Monitor
- AT&T PC6300
- Vic 20 Video
- C64 Audio/Video
- C65 Video
- C128 RGBI
- C128/C64C Video
- C16/C116/+4
- CBM 1902A
- Spectravideo SVI318/328 Audio/Video

Joysticks/Mice:

- PC Gameport
- PC Gameport+MIDI
- Amiga Mouse/Joy
- C64 Control Port
- C16/C116/+4 Joystick
- MSX Joystick
- SGI Mouse (Model 021-0004-002)
- Macintosh Mouse
- Atari Mouse/Joy
- Atari Enhanced Joystick
- Atari 2600 Joystick
- Atari 5200 Joystick
- Atari 7800 Joystick
- Amstrad Digital/Joystick
- NeoGeo Joystick

Keyboards:

- Keyboard (5 PC)
- Keyboard (6 PC)
- Keyboard (XT)
- Keyboard (5 Amiga)
- Keyboard (6 Amiga)
- Keyboard (Amiga CD32)
- Macintosh Keyboard
- AT&T 6300 Keyboard

Diskdrives:

- Internal Diskdrive
- 8" Floppy Diskdrive
- External Diskdrive (Amiga)

- MSX External Diskdrive
- Amstrad CPC6128 Diskdrive 2
- Amstrad CPC6128 Plus External Diskdrive
- Macintosh External Drive
- Atari Floppy Port

Harddrives:

- SCSI Internal (Single-ended)
- SCSI Internal (Differential)
- SCSI External Centronics 50 (Single-ended)
- SCSI External Centronics 50 (Differential)
- SCSI-II External Hi D-Sub Connector (Single-ended)
- SCSI-II External Hi D-Sub Connector (Differential)
- SCSI External D-Sub (Future Domain)
- SCSI External D-Sub (PC/Amiga/Mac)
- Novell and Procomp External SCSI
- IDE Internal
- ATA Internal
- ATA (44) Internal
- ESDI
- ST506/412
- Paravision SX-1 External IDE

Misc data storage:

- Mitsumi CD-ROM
- Panasonic CD-ROM
- Sony CD-ROM
- C64 Cassette
- C16/C116/+4 Cassette
- CoCo Cassette
- MSX Cassette
- Spectravideo SVI318/328 Cassette
- Amstrad CPC6128 Tape

Memories:

- 30 pin SIMM
- 72 pin SIMM
- 72 pin ECC SIMM
- 72 pin SO DIMM
- 144 pin SO DIMM
- 168 pin DRAM DIMM (Unbuffered)
- 168 pin SDRAM DIMM (Unbuffered)
- CDTV Memory Card
- SmartCard AFNOR
- SmartCard ISO 7816-2
- SmartCard ISO

Home audio/video:

- SCART
- S-Video



- DIN Audio
- 3.5 mm Mono Telephone plug
- 3.5 mm Stereo Telephone plug
- 6.25 mm Mono Telephone plug
- 6.25 mm Stereo Telephone plug

PC motherboards:

- 5.25" Power
- 3.5" Power
- Motherboard Power
- Turbo LED
- AT Backup Battery
- AT LED/Keylock
- PC-Speaker
- Motherboard IrDA
- Motherboard CPU Cooling fan

Networking:

- Ethernet 10Base-T & 100Base-T
- Ethernet 100Base-T4
- AUI

Cartridge/Expansion:

- Atari 2600 Cartridge
- Atari 5200 Cartridge
- Atari 5200 Expansion
- Atari 7800 Cartridge
- Atari 7800 Expansion
- Atari Cartridge Port
- GameBoy Cartridge
- MSX Expansion
- Vic 20 Memory Expansion
- C64 Cartridge
- C64 User Port
- C128 Expansion Bus
- C16/+4 Expansion Bus
- +4 User Port
- CDTV Diagnostic Slot
- CDTV Expansion Slot
- PC-Engine Cartridge
- SNES Cartridge
- TG-16 Cartridge
- ZX Spectrum AY-3-8912
- ZX Spectrum ULA
- Spectravideo SVI318/328 Expansion Bus
- Spectravideo SVI318/328 Game Cartridge

Misc:

- MIDI Out
- MIDI In

- Minuteman UPS
- C64 Power Supply Connector
- Amstrad CPC6128 Stereo Connector

Last updated 1997-11-17.

(C) Joakim Ögren 1996,1997



Short tutorial

Heading

First at each page there a short heading describing what the connector is

Pictures of the connectors

After that there is at each page there is one or more pictures of the connectors. Sometimes there is some question marks only. This means that I don't know what kind of connector it is or how it looks.




(At the computer)

There may be some pictures I haven't drawn yet. I illustrate this with the following advanced picture:

NOT DRAWN YET...

(At the computer)

Normally are one or more pictures. These are seen from the front, and NOT the soldside. Holes (female connectors usually) are darkened. Look at the example below. The first is a female connector and the second is a male. The texts insde parentheses will tell you at which kind of the device it will look like that.



Texts describing the connectors

Below the pictures there is texts that describes the connectors. Including the name of the physical connector.

5 PIN DIN 180° (DIN41524) at the computer.

Pin table

The pin table is perhaps the information you are looking for. Should be simple to read. Contains mostly the following three columns; Pin, Name & Description.

Pin Name Description 1 CLOCK Key Clock 2 GND GND 3 DATA Key Data 4 VCC +5 VDC 5 n/c Not connected

Contributor & Source

BETA RELEASE

All persons that helped me or sent me information about the connector will be listed here. The source of the information is perhaps a book or another site. I must admit that I am bad at writing the source, but I will try to fill in these in the future.


Example:

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore


ISA

ISA=Industry Standard Architecture



62+36 PIN EDGE CONNECTOR MALE at the card. 62+36 PIN EDGE CONNECTOR FEMALE at the computer.

Pin	Name	Dir	Description
A1	/I/O CH CK	-	I/O channel check; active low=parity error
A2	D7	\leftrightarrow	Data bit 7
A3	D6	\leftrightarrow	Data bit 6
A4	D5	\leftrightarrow	Data bit 5
A5	D4	\leftrightarrow	Data bit 4
A6	D3	\leftrightarrow	Data bit 3
A7	D2	↔	Data bit 2
A8	D1	++ /	Data bit 1
A9	D0	++	Data bit 0
A10	I/O CH RDY	+	I/O Channel ready, pulled low to lengthen memory cycles
A11	AEN	\rightarrow	Address enable; active high when DMA controls bus
A12	A19	\rightarrow	Address bit 19
A13	A18	\rightarrow	Address bit 18
A14	A17	\rightarrow	Address bit 17
A15	A16	\rightarrow	Address bit 16
A16	A15	\rightarrow	Address bit 15
A17	A14	\rightarrow	Address bit 14
A18	A13	\rightarrow	Address bit 13
A19	A12	\rightarrow	Address bit 12
A20	A11	\rightarrow	Address bit 11
A21	A10	\rightarrow	Address bit 10
A22	A9	\rightarrow	Address bit 9
A23	A8	\rightarrow	Address bit 8
A24	A7	\rightarrow	Address bit 7
A25	A6	\rightarrow	Address bit 6
A26	A5	\rightarrow	Address bit 5
A27	A4	\rightarrow	Address bit 4
A28	A3	****	Address bit 3
A29	A2	\rightarrow	Address bit 2
A30	A1	\rightarrow	Address bit 1



D10	/DACK5	\rightarrow	DMA Acknowledge 5
D11	DRQ5	-	DMA Request 5
D12	/DACK6	\rightarrow	DMA Acknowledge 6
D13	DRQ6	-	DMA Request 6
D14	/DACK7	\rightarrow	DMA Acknowledge 7
D15	DRQ7	-	DMA Request 7
D16	+5 V		
D17	/MASTER	-	Used with DRQ to gain control of system
D18	GND		Ground

Note: Direction is Motherboard relative ISA-Cards.

Note: B8 was /CARD SLCDTD on the XT. Card selected, activated by cards in XT's slot J8

Contributor: Joakim Ögren , Rob Gill <gillr@mailcity.com>

Sources: IBM PC/AT Technical Reference, pages 1-25 through 1-37 Sources: comp.sys.ibm.pc.hardware.* FAQ Part 4 <ftp://rtfm.mit.edu/pub/usenet/news.answers/pc-hardware-faq/part1>, maintained by Ralph Valentino <ralf@alum.wpi.edu>

Please send any comments to Joakim Ögren.

ISA (Technical)


This file is designed to give a basic overview of the bus found in most IBM clone computers, often referred to as the XT or AT bus. The AT version of the bus is upwardly compatible, which means that cards designed to work on an XT bus will work on an AT bus. This bus was produced for many years without any formal standard. In recent years, a more formal standard called the ISA bus (Industry Standard Architecture) has been created, with an extension called the EISA (Extended ISA) bus also now as a standard. The EISA bus extensions will not be detailed here.

This file is not intended to be a thorough coverage of the standard. It is for informational purposes only, and is intended to give designers and hobbyists sufficient information to design their own XT and AT compatible cards.


Physical Design:

ISA cards can be either 8-bit or 16-bit. 8-bit cards only uses the first 62 pins and 16-bit cards uses all 98 pins. Some 8-bit cards uses some of the 16-bit extension pins to get more interrupts.

8-bit card:



16-bit card:



Signal Descriptions:

$$+5, -5, +12, -12$$

Power supplies. -5 is often not implemented.

AEN

Address Enable. This is asserted when a DMAC has control of the bus. This prevents an I/O device from responding to the I/O command lines during a DMA transfer. When AEN is active, the DMA Controller has control of the address bus as the memory and I/O read/write command lines.

BALE

Bus Address Latch Enable. The address bus is latched on the rising edge of this signal. The address on the SA bus is valid from the falling edge of BALE to the end of the bus cycle. Memory devices should latch the LA bus on the falling edge of BALE. Some references refer to this signal as Buffered Address Latch Enable, or just Address Latch Enable (ALE). The Buffered-Address Latch Enable is used to latch SA0-19 on the falling edge. This signal is forced high during DMA cycles.

BCLK

Bus Clock, 33% Duty Cycle. Frequency Varies. 4.77 to 8 MHz typical. 8.3 MHz is specified as the maximum, but many systems allow this clock to be set to 12 MHz and higher.

DACKx

DMA Acknowledge. The active-low DMA Acknowledge 0 to 3 and 5 to 7 are the corresponding acknowledge signals for DRQ 0-3, 5-7.

DRQx

DMA Request. These signals are asynchronous channel requests used by I/O channel devices to gain DMA service. DMA request channels 0-3 are for 8-bit data transfer. DAM request channels 5-7 are for 16-bit data transfer. DMA request channel 4 is used internally on the system board. DMA requests should be held high until the corresponding DACK line goes active. DMA requests are serviced in the following priority sequence: High: DRQ 0, 1, 2, 3, 5, 6, 7 Lowest



IOCS16

I/O size 16. Generated by a 16 bit slave when addressed by a bus master. The active-low I/O Chip Select 16 indicates that the current transfer is a 1 wait state, 16 bit I/O cycle. Open Collector.

I/O CH CK

Channel Check. A low signal generates an NMI. The NMI signal can be masked on a PC, externally to the processor (of course). Bit 7 of port 70(hex) (enable NMI interrupts) and bit 3 of port 61 (hex) (recognition of channel check) must both be set to zero for an NMI to reach the cpu. The I/O Channel Check is an active-low signal which indicates that a parity error exists in a device on the I/O channel.

I/O CH RDY

Channel Ready. Setting this low prevents the default ready timer from timing out. The slave device may then set it high again when it is ready to end the bus cycle. Holding this line low for too long (15 microseconds, typical) can prevent RAM refresh cycles on some systems. This signal is called IOCHRDY (I/O Channel Ready) by some references. CHRDY and NOWS should not be used simultaneously. This may cause problems with some bus controllers. This signal is pulled low by a memory or I/O device to lengthen memory or I/O read/write cycles. It should only be held low for a minimum of 2.5 microseconds.

IOR

The I/O Read is an active-low signal which instructs the I/O device to drive its data onto the data bus, SD0-SD15.

IOW

The I/O Write is an active-low signal which instructs the I/O device to read data from the data bus, SD0-SD15.

IRQx

Interrupt Request. IRQ2 has the highest priority. IRQ 10-15 are only available on AT machines, and are higher priority than IRQ 3-7. The Interrupt Request signals which indicate I/O service attention. They are prioritized in the following sequence: Highest IRQ 9(2),10,11, 12,14,3,4,5,6,7

LAxx

Latchable Address lines. Combine with the lower address lines to form a 24 bit address space (16 MB) These unlatched address signals give the system up to 16 MB of address ability. The are valid when "BALE" is high.

MASTER

16 bit bus master. Generated by the ISA bus master when initiating a bus cycle. This active-low signal is used in conjunction with a DRQ line by a processor on the I/O channel to gain control of the system. The I/O processor first issues a DRQ, and upon receiving the corresponding DACK, the I/O processor may assert MASTER, which will allow it to control the system address, data and control lines. This signal should not be asserted for more than 15 microseconds, or system memory may be corrupted du to the lack of memory refresh activity.

MEMCS16

The active-low Memory Chip Select 16 indicates that the current data transfer is a 1 wait state, 16 bit data memory cycle.

MEMR



The Memory Read is an active-low signal which instructs memory devices to drive data onto the data bus SD0-SD15. This signal is active on all memory read cycles.

MEMW

The Memory Write is an active-low signal which instructs memory devices to store data present on the data bus SD0-SD15. This signal is active on all memory write cycles.

NOWS

No Wait State. Used to shorten the number of wait states generated by the default ready timer. This causes the bus cycle to end more quickly, since wait states will not be inserted. Most systems will ignore NOWS if CHRDY is active (low). However, this may cause problems with some bus controllers, and both signals should not be active simultaneously.

OSC

Oscillator, 14.31818 MHz, 50% Duty Cycle. Frequency varies. This was originally divided by 3 to provide the 4.77 MHz cpu clock of early PCs, and divided by 12 to produce the 1.19 MHz system clock. Some references have placed this signal as low as 1 MHz (possibly referencing the system clock), but most modern systems use 14.318 MHz. This frequency (14.318 MHz) is four times the television colorburst frequency. Refresh timing on many PC's is based on OSC/18, or approximately one refresh cycle every 15 microseconds. Many modern motherboards allow this rate to be changed, which frees up some bus cycles for use by software, but also can cause memory errors if the system RAM cannot handle the slower refresh rates.

REFRESH

Refresh. Generated when the refresh logic is bus master. This active-low signal is used to indicate a memory refresh cycle is in progress. An ISA device acting as bus master may also use this signal to initiate a refresh cycle.

RESET

This signal goes low when the machine is powered up. Driving it low will force a system reset. This signal goes high to reset the system during powerup, low line-voltage or hardware reset. ????????????????

SA0-SA19

System Address Lines, tri-state. The System Address lines run from bit 0 to bit 19. They are latched on to the falling edge of "BALE".

SBHE

System Bus High Enable, tristate. Indicates a 16 bit data transfer. The System Bus High Enable indicates high byte transfer is occurring on the data bus SD8-SD15. This may also indicate an 8 bit transfer using the upper half of the bus data (if an odd address is present).

SD0-SD16

System Data lines, or Standard Data Lines. They are bidrectional and tri-state. On most systems, the data lines float high when not driven. These 16 lines provide for data transfer between the processor, memory and I/O devices.

SMEMR

System Memory Read Command line. Indicates a memory read in the lower 1 MB area. This System Memory Read is an active-low signal which instructs memory devices to drive data onto the data bus SD0-SD15. This signal is active only when the memory address is within the lowest 1MB of memory address space.



SMEMW

System Memory Write Commmand line. Indicates a memory write in the lower 1 MB area. The System Memory Write is an active-low signal which instructs memory devices to store data preset on the data bus SD0-SD15. This signal is active only when the memory address is within the lowest 1MB of memory address space.

T/C

Terminal Count. Notifies the cpu that that the last DMA data transfer operation is complete. Terminal Count provides a pulse when the terminal count for any DMA channel is reached.

8 Bit Memory or I/O Transfer Timing Diagram (4 wait states shown)

BCLK		 W1	 W2	_ _W3	 4	_ _
BALE				<u> </u>		
				0-		
AEN						
	_		Q:			
SA0-SA19				7		>-
			4			
Command Line (IORC,IOWC, SMRDC, or SMWT	гс)					
SD0-SD7 (READ)		=)		-<>	
SD0-SD7 (WRITE)		, T			>	

Note: W1 through W4 indicate wait cycles.

BALE is placed high, and the address is latched on the SA bus. The slave device may safely sample the address during the falling edge of BALE, and the address on the SA bus remains valid until the end of the transfer cycle. Note that AEN remains low throughout the entire transfer cycle.

The command line is then pulled low (IORC or IOWC for I/O commands, SMRDSC or SMWTC for memory commands, read and write respectively). For write operations, the data remains on the SD bus for the remainder of the transfer cycle. For read operations, the data must be valid on the falling edge of the last cycle.

NOWS is sampled at the midpoint of each wait cycle. If it is low, the transfer cycle terminates without further wait states. CHRDY is sampled during the first half of the clock cycle. If it is low, further wait cycles will be inserted.

The default for 8 bit transfers is 4 wait states. Some computers allow the number of default wait states to be changed.

16 Bit Memory or I/O Transfer Timing Diagram (1 wait state shown)



BCLK							_
AEN [2]							
LA17-LA23		-<		>-[1]		
BALE			_ _ _				
SBHE -							
SA0-SA19			<			 >	2-
M16			*	* [4]		Ś	
IO16 [3]					*	7	
Command Line (IORC,IOWC, MRDC, or MWTC))				<u>-</u>		
SD0-SD7 (READ)					<	>	
SD0-SD7			<_			>	

An asterisk (*) denotes the point where the signal is sampled.

- [1] The portion of the address on the LA bus for the NEXT cycle may now be placed on the bus. This is used so that cards may begin decoding the address early. Address pipelining must be active.
- [2] AEN remains low throughout the entire transfer cycle, indicating that a normal (non-DMA) transfer is occurring.
- [3] Some bus controllers sample this signal during the same clock cycle as M16, instead of during the first wait state, as shown above. In this case, IO16 needs to be pulled low as soon as the address is decoded, which is before the I/O command lines are active.
- [4] M16 is sampled a second time, in case the adapter card did not active the signal in time for the first sample (usually because the memory device is not monitoring the LA bus for early address information, or is waiting for the falling edge of BALE).
- 16 bit transfers follow the same basic timing as 8 bit transfers. A valid address may appear on the LA bus prior to the beginning of the transfer cycle. Unlike the SA bus, the LA bus is not latched, and is not valid for the entire transfer cycle (on most computers). The LA bus should be latched on the falling edge of BALE. Note that on some systems, the LA bus signals will follow the same timing as the SA bus. On either type of system, a valid address is present on the falling edge of BALE.

I/O adapter cards do not need to monitor the LA bus or BALE, since I/O addresses are always within the address space of the SA bus.

SBHE will be pulled low by the system board, and the adapter card must respond with IO16 or M16 at the appropriate time, or else the transfer will be split into two separate 8 bit transfers. Many systems expect IO16 or M16 before the command lines are valid. This requires that IO16 or M16 be pulled low as soon as the address is decoded (before it is known whether the cycle is I/O or Memory). If the system is starting a memory cycle, it will ignore IO16 (and vice-versa for I/O cycles and M16).


For read operations, the data is sampled on the rising edge of the last clock cycle. For write operations, valid data appears on the bus before the end of the cycle, as shown in the timing diagram. While the timing diagram indicates that the data needs to be sampled on the rising clock, on most systems it remains valid for the entire clock cycle.

The default for 16 bit transfers is 1 wait state. This may be shortened or lengthened in the same manner as 8 bit transfers, via NOWS and CHRDY. Many systems only allow 16 bit memory devices (and not I/O devices) to transfer using 0 wait states (NOWS has no effect on 16 bit I/O cycles).

SMRDC/SMWTC follow the same timing as MRDC/MWTC respectively when the address is within the lower 1 MB. If the address is not within the lower 1 MB boundary, SMRDC/SMWTC will remain high during the entire cycle.

It is also possible for an 8 bit bus cycle to use the upper portion of the bus. In this case, the timing will be similar to a 16 bit cycle, but an odd address will be present on the bus. This means that the bus is transferring 8 bits using the upper data bits (SD8-SD15).

Shortening or Lengthening the bus cycle:



An asterisk (*) denotes the point where the signal is sampled. W=Wait Cycle

This timing diagram shows three different transfer cycles. The first is a 16 bit standard I/O read. This is followed by an almost identical 16 bit I/O read, with one wait state inserted. The I/O device pulls CHRDY low to indicate that it is not ready to complete the transfer (see [1]). This inserts a wait cycle, and CHRDY is again sampled. At this second sample, the I/O device has completed its operation and released CHRDY, and the bus cycle now terminates. The third cycle is an 8 bit transfer, which is shortened to 1 wait state (the default is 4) by the use of NOWS.

I/O Port Addresses

Note: Only the first 10 address lines are decoded for I/O operations. This limits the I/O address space to address 3FF (hex) and lower. Some systems allow for 16 bit I/O address space, but may be limited due to some I/O cards only decoding 10 of these 16 bits.

Port (hex) Port Assignments

- 000-00F DMA Controller
- 010-01F DMA Controller (PS/2)
- 020-02F Master Programmable Interrupt Controller (PIC)
- 030-03F Slave PIC
- 040-05F Programmable Interval Timer (PIT)
- 060-06F Keyboard Controller
- 070-071 Real Time Clock
- 080-083 DMA Page Register
- 090-097 Programmable Option Select (PS/2)
- 0A0-0AF PIC #2
- 0C0-0CF DMAC #2
- 0E0-0EF reserved
- 0F0-0FF Math coprocessor, PCJr Disk Controller
- 100-10F Programmable Option Select (PS/2)
- 110-16F AVAILABLE
- 170-17F Hard Drive 1 (AT)
- 180-1EF AVAILABLE
- 1F0-1FF Hard Drive 0 (AT)
- 200-20F Game Adapter
- 210-217 Expansion Card Ports
- 220-26F AVAILABLE
- 278-27F Parallel Port 3
- 280-2A1 AVAILABLE
- 2A2-2A3 clock
- 2B0-2DF EGA/Video
- 2E2-2E3 Data Acquisition Adapter (AT)
- 2E8-2EF Serial Port COM4
- 2F0-2F7 Reserved
- 2F8-2FF Serial Port COM2
- 300-31F Prototype Adapter, Periscope Hardware Debugger
- 320-32F AVAILABLE
- 330-33F Reserved for XT/370
- 340-35F AVAILABLE
- 360-36F Network
- 370-377 Floppy Disk Controller
- 378-37F Parallel Port 2
- 380-38F SDLC Adapter
- 390-39F Cluster Adapter
- 3A0-3AF reserved
- 3B0-3BF Monochrome Adapter
- 3BC-3BF Parallel Port 1
- 3C0-3CF EGA/VGA
- 3D0-3DF Color Graphics Adapter
- 3E0-3EF Serial Port COM3
- 3F0-3F7 Floppy Disk Controller

3F8-3FF Serial Port COM1

Soundblaster cards usually use I/O ports 220-22F. Data acquisition cards frequently use 300-31F.

DMA Read and Write

The ISA bus uses two DMA controllers (DMAC) cascaded together. The slave DMAC connects to the master DMAC via DMA channel 4 (channel 0 on the master DMAC). The slave therefore gains control of the bus through the master DMAC. On the ISA bus, the DMAC is programmed to use fixed priority (channel 0 always has the highest priority), which means that channel 0-4 from the slave have the highest priority (since they connect to the master channel 0), followed by channels 5-7 (which are channel 1-3 on the master).

The DMAC can be programmed for read transfers (data is read from memory and written to the I/O device), write transfers (data is read from the I/O device and written to memory), or verify transfers (neither a read or a write - this was used by DMA CH0 for DRAM refresh on early PCs).

Before a DMA transfer can take place, the DMA Controller (DMAC) must be programmed. This is done by writing the start address and the number of bytes to transfer (called the transfer count) and the direction of the transfer to the DMAC. After the DMAC has been programmed, the device may activate the appropriate DMA request (DRQx) line.

Slave DMA Controller

I/O **Port** 0000 DMA CH0 Memory Address Register Contains the lower 16 bits of the memory address, written as two consecutive bytes. 0001 DMA CH0 Transfer Count Contains the lower 16 bits of the transfer count, written as two consecutive bytes. 0002 DMA CH1 Memory Address Register 0003 DMA CH1 Transfer Count 0004 DMA CH2 Memory Address Register 0005 DMA CH2 Transfer Count 0006 DMA CH3 Memory Address Register 0007 DMA CH3 Transfer Count 0008 DMAC Status/Control Register Status (I/O read) bits 0-3: Terminal Count, CH 0-3 - bits 4-7: Request CH0-3 Control (write) - bit 0: Mem to mem enable (1 = enabled) - bit 1: ch0 address hold enable (1 = enabled) bit 2: controller disable (1 = disabled) - bit 3: timing (0 = normal, 1 = compressed) - bit 4: priority (0 = fixed, 1 = rotating) - bit 5: write selection (0 = late, 1 = extended) bit 6: DRQx sense asserted (0 = high, 1 = low) - bit 7: DAKn sense asserted (0 = low, 1 = high) 0009 Software DRQn Request bits 0-1: channel select (CH0-3) - bit 2: request bit (0 = reset, 1 = set) 000A DMA mask register

- bit 4: Auto init (0 = disabled, 1 = enabled) - bit 5: Address (0 = increment, 1 = decrement)

- bits 0-1: channel select (CH0-3) bit 2: mask bit (0 = reset, 1 = set)

- bits 0-1: channel select (CH0-3)

000B DMA Mode Register

- bits 6-7: 00 = demand transfer mode, 01 = single transfer mode, 10 = block transfer mode, 11 = cascade mode

BETA RELEASE

- bits 2-3: 00 = verify transfer, 01 = write transfer, 10 = read transfer, 11 = reserved

000C DMA Clear Byte Pointer

Writing to this causes the DMAC to clear the pointer used to keep track of 16 bit data transfers into and out of the DMAC for hi/low byte sequencing.

000D DMA Master Clear (Hardware Reset)

000E DMA Reset Mask Register - clears the mask register

000F DMA Mask Register

bits 0-3: mask bits for CH0-3 (0 = not masked, 1 = masked)

0081 DMA CH2 Page Register (address bits A16-A23)

0082 DMA CH3 Page Register

0083 DMA CH1 Page Register

0087 DMA CH0 Page Register

0089 DMA CH6 Page Register

008A DMA CH7 Page Register

008B DMA CH5 Page Register

Master DMA Controller

I/O **Port**

00C0 DMA CH4 Memory Address Register

Contains the lower 16 bits of the memory address, written as two consecutive bytes.

00C2 DMA CH4 Transfer Count

Contains the lower 16 bits of the transfer count, written as two consecutive bytes.

00C4 DMA CH5 Memory Address Register

00C6 DMA CH5 Transfer Count

00C8 DMA CH6 Memory Address Register

00CA DMA CH6 Transfer Count

00CC DMA CH7 Memory Address Register 00CE DMA CH7 Transfer Count

00D0 DMAC Status/Control Register

Status (I/O read) bits 0-3: Terminal Count, CH 4-7

- bits 4-7: Request CH4-7

Control (write)- bit 0: Mem to mem enable (1 = enabled)

- bit 1: ch0 address hold enable (1 = enabled)

- bit 2: controller disable (1 = disabled)

- bit 3: timing (0 = normal, 1 = compressed)

- bit 4: priority (0 = fixed, 1 = rotating)

- bit 5: write selection (0 = late, 1 = extended)

- bit 6: DRQx sense asserted (0 = high, 1 = low)

- bit 7: DAKn sense asserted (0 = low, 1 = high)

00D2 Software DRQn Request

- bits 0-1: channel select (CH4-7)

bit 2: request bit (0 = reset, 1 = set)

00D4 DMA mask register

- bits 0-1: channel select (CH4-7)

- bit 2: mask bit (0 = reset, 1 = set)

00D6 DMA Mode Register

- bits 0-1: channel select (CH4-7)

- bits 2-3: 00 = verify transfer, 01 = write transfer, 10 = read transfer, 11 = reserved

- bit 4: Auto init (0 = disabled, 1 = enabled)

bit 5: Address (0 = increment, 1 = decrement)

- bits 6-7: 00 = demand transfer mode, 01 = single transfer mode, 10 = block transfer mode, 11 = cascade mode

00D8 DMA Clear Byte Pointer

Writing to this causes the DMAC to clear the pointer used to keep track of 16 bit data transfers into and out of the DMAC for hi/low byte sequencing.

00DA DMA Master Clear (Hardware Reset)

00DC DMA Reset Mask Register - clears the mask register

00DE DMA Mask Register

- bits 0-3: mask bits for CH4-7 (0 = not masked, 1 = masked)

Single Transfer Mode

The DMAC is programmed for transfer. The DMA device requests a transfer by driving the appropriate DRQ line high. The DMAC responds by asserting AEN and acknowledges the DMA request through the appropriate DAK line. The I/O and memory command lines are also asserted. When the DMA device sees the DAK signal, it drops the DRQ line.

The DMAC places the memory address on the SA bus (at the same time as the command lines are asserted), and the device either reads from or writes to memory, depending on the type of transfer. The transfer count is incremented, and the address incremented/decremented. DAK is de-asserted. The cpu now once again has control of the bus, and continues execution until the I/O device is once again ready for transfer. The DMA device repeats the procedure, driving DRQ high and waiting for DAK, then transferring data. This continues for a number of cycles equal to the transfer count. When this has been completed, the DMAC signals the cpu that the DMA transfer is complete via the TC (terminal count) signal.

BCLK		<u> </u>
DRQx	_	
AEN	_	
DAKx		
SA0-SA15		>
Command Line (IORC, MRDC)		
SD0-SD7 (READ)		>
SD0-SD7 (WRITE)		>

Block Transfer Mode

The DMAC is programmed for transfer. The device attempting DMA transfer drives the appropriate DRQ line high. The motherboard responds by driving AEN high and DAK low. This indicates that the DMA device is now the bus master. In response to the DAK signal, the DMA device drops DRQ. The DMAC places the address for DMA transfer on the address bus. Both the memory and I/O command lines are asserted (since DMA involves both an I/O and a memory device). AEN prevents I/O devices from responding to the I/O command lines, which would not result in proper operation since the I/O lines are active, but a memory address is on the address bus. The data transfer is now done (memory read or write), and the DMAC increments/decrements the address and begins another cycle. This continues for a number of cycles equal to the DMAC transfer count. When this has been completed, the terminal count signal (TC) is generated by the DMAC to inform the cpu that the DMA transfer has been completed.

Note: Block transfer must be used carefully. The bus cannot be used for other things (like RAM refresh) while block mode transfers are being done.

Demand Transfer Mode



The DMAC is programmed for transfer. The device attempting DMA transfer drives the appropriate DRQ line high. The motherboard responds by driving AEN high and DAK low. This indicates that the DMA device is now the bus master. Unlike single transfer and block transfer, the DMA device does not drop DRQ in response to DAK. The DMA device transfers data in the same manner as for block transfers. The DMAC will continue to generate DMA cycles as long as the I/O device asserts DRQ. When the I/O device is unable to continue the transfer (if it no longer had data ready to transfer, for example), it drops DRQ and the cpu once again has control of the bus. Control is returned to the DMAC by once again asserting DRQ. This continues until the terminal count has been reached, and the TC signal informs the cpu that the transfer has been completed.

Interrupts on the ISA bus

Name InterruptDescription

Hairie	miterrup	i Description
NMI	2	Parity Error, Mem Refresh
IRQ0	8	8253 Channel 0 (System Timer
IRQ1	9	Keyboard
IRQ2	Α	Cascade from slave PIC
IRQ3	В	COM2
IRQ4	С	COM1
IRQ5	D	LPT2
IRQ6	E	Floppy Drive Controller
IRQ7	F	LPT1
IRQ8	F	Real Time Clock
IRQ9	F	Redirection to IRQ2
IRQ10	F	Reserved
IRQ11	F	Reserved
IRQ12	F	Mouse Interface
IRQ13	F	Coprocessor
IRQ14	F	Hard Drive Controller

IRQ0,1,2,8, and 13 are not available on the ISA bus.

Reserved

The IBM PC and XT had only a single 8259 interrupt controller. The AT and later machines have a second interrupt controller, and the two are used in a master/slave combination. IRQ2 and IRQ9 are the same pin on most ISA systems. Interrupts on most systems may be either edge triggered or level triggered. The default is usually edge triggered, and active high (low to high transition). The interrupt level must be held high until the first interrupt acknowledge cycle (two interrupt acknowledge bus cycles are generated in response to an interrupt request).

The software aspects of interrupts and interrupt handlers is intentionally omitted from this document, due to the numerous syntactical differences in software tools and the fact that adequate documentation of this topic is usually provided with development software.

Bus Mastering:

IRQ15 F

An ISA device may take control of the bus, but this must be done with caution. There are no safety mechanisms involved, and so it is easily possible to crash the entire system by incorrectly taking control of the bus. For example, most systems require bus cycles for DRAM refresh. If the ISA bus master does not relinquish control of the bus or generate its own DRAM refresh cycles every 15 microseconds, the system RAM can become corrupted. The ISA adapter card can generate refresh cycles without relinquishing control of the bus by asserting REFRESH. MRDC can be then monitored to determine when the refresh cycle ends.

To take control of the bus, the device first asserts its DRQ line. The DMAC sends a hold request to the cpu, and when the DMAC receives a hold acknowledge, it asserts the appropriate DAK line corresponding to the DRQ line asserted. The device is now the bus master. AEN is asserted, so if the device wishes to access I/O devices, it must assert MASTER16 to release AEN. Control of the bus is returned to the system board by releasing

DRQ.

Contributor: Joakim Ögren, Niklas Edmundsson <nikke@ing.umu.se>, Mark Sokos <msokos1@gl.umbc.edu>, Pieter Hollants <fxmts205@rz.uni-frankfurt.de>

Sources: Mark Sokos ISA page http://www.gl.umbc.edu/~msokos1/isa.txt
Sources: "ISA System Architecture, 3rd Edition" by Tom Shanley and Don Anderson ISBN 0-201-40996-8
Sources: "Eisa System Architecture, 2nd Edition" by Tom Shanley and Don Anderson ISBN 0-201-40995-X
Sources: "Microcomputer Busses" by R.M. Cram ISBN 0-12-196155-9
Sources: HelpPC v2.10 Quick Reference Utility, by David Jurgens
Sources: ZIDA 80486 Mother Board User's Manual, OPTi 486, 82C495sx

Please send any comments to Joakim Ögren.

EISA

EISA=Extended Industry Standard Architecture. Developed by Compaq, AST, Zenith, Tandy...

A,C,E,G=Component Side A,B,F,H=Sold Side

NOT

DRAWN

YET...

(At the computer)

62+38 PIN EDGE CONNECTOR at the computer

D:n	Mama	Description
Pin E1	Name CMD#	Description Command Phase
E2	START#	Start Phase
E3	EXRDY	EISA Ready
E4	EX32#	EISA Slave Size 32
E5	GND	Ground
Ē6	KEY	Access Key
E7	EX16#	EISA Slave Size 16
E8	SLBURST#	Slave Burst
E9	MSBURST#	Master Burst
E10	W/R#	Write/Read
E11	GND	Ground
E12	RES	Reserved
E13	RES	Reserved
E14	RES	Reserved
E15	GND	Ground
E16	KEY	Access Key
E17	BE1#	Byte Enable 1
E18 E19	LA31# GND	Latchable Addressline 31
E19 E20	LA30#	Ground Latchable Addressline 30
E21	LA30# LA28#	Latchable Addressline 28
E22	LA20# LA27#	Latchable Addressline 27
E23	LA27# LA25#	Latchable Addressline 25
E24	GND GND	Ground
E25	KEY	Access Key
E26	LA15	Latchable Addressline 15
E27	LA13	Latchable Addressline 13
E28	LA12	Latchable Addressline 12
E29	LA11	Latchable Addressline 11
E30	GND	Ground
E31	LA9	Latchable Addressline 9
F1 Q	GND	Ground
F2	+5V	+5 VDC
F3	+5V	+5 VDC
F4		
F5		

F6 F7	KEY	Access Key
F8 F9 F10 F11 F12 F13 F14 F15 F16 F17 F18 F19 F20 F21 F22 F23 F24 F25 F26 F27 F28 F30 F31	+12V M/IO# LOCK# RES GND RES BE3# KEY BE0# GND +5V LA29# GND LA26# LA24# KEY LA16 LA14 +5V +5V GND LA10	+12 VDC Memory/Input-Output Lock bus Reserved Ground Reserved Byte Enable 3 Access Key Byte Enable 2 Byte Enable 0 Ground +5 VDC Latchable Addressline 29 Ground Latchable Addressline 24 Access Key Latchable Addressline 14 +5 VDC +5 VDC Ground Latchable Addressline 16 Latchable Addressline 17
G1 G2 G3 G4 G5 G6 G7 G8 G9 G11 G12 G13 G16 G17 G18 G19	LA7 GND LA4 LA3 GND KEY D17 D19 D20 D22 GND D25 D26 D28 KEY GND D30 D31 MREQx	Latchable Addressline 7 Ground Latchable Addressline 4 Latchable Addressline 3 Ground Access Key Data 17 Data 19 Data 20 Data 22 Ground Data 25 Data 25 Data 26 Data 28 Access Key Ground Data 30 Data 31 Master Request
H1 H2 H3 H4 H5 H6 H7 H8 H9 H10 H11 H12 H13	LA8 LA6 LA5 +5V LA2 KEY D16 D18 GND D21 D23 D24 GND	Latchable Addressline 8 Latchable Addressline 6 Latchable Addressline 5 +5 VDC Latchable Addressline 2 Access Key Data 16 Data 18 Ground Data 21 Data 23 Data 24 Ground

H14	D27	Data 27
H15	KEY	Access Key
H16	D29	Data 29
H17	+5V	+5 VDC
H18	+5V	+5 VDC
H19	MAKx	Master Acknowledge

Contributor: Joakim Ögren, Mark Sokos <msokos1@gl.umbc.edu>

Sources: Mark Sokos EISA page http://www.gl.umbc.edu/~msokos1/eisa.txt
Sources: "Eisa System Architecture, 2nd Edition" by Tom Shanley and Don Anderson, ISBN 0-201-40995-X Sources: one. *FAQ Part 4 http://rtfm.mit.edu/pub/usenet/news.answers/pc-hardware-faq/part1, maintained by Ralph Valentino

<ralf@alum.wpi.edu>

Please send any comments to Joakim Ögren.

EISA (Technical)

This section is currently based solely on the work by Mark Sokos.

This file is intended to provide a basic functional overview of the EISA Bus, so that hobbyists and amateurs can design their own EISA compatible cards.

It is not intended to provide complete coverage of the EISA standard.

EISA is an acronym for Extended Industry Standard Architecture. It is an extension of the ISA architecture, which is a standardized version of the bus originally developed by IBM for their PC computers. EISA is upwardly compatible, which means that cards originally designed for the 8 bit IBM bus (often referred to as the XT bus) and cards designed for the 16 bit bus (referred to as the AT bus, and also as the ISA bus), will work in an EISA slot. EISA specific cards will not work in an AT or an XT slot.

The EISA connector uses multiple rows of connectors. The upper row is the same as a regular ISA slot, and the lower row contains the EISA extension. The slot is keyed so that ISA cards cannot be inserted to the point where they connect with the EISA signals.

Signal Descriptions

+5, -5, +12, -12

Power supplies. -5 is often not implemented.

AEN

Address Enable. This is asserted when a DMAC has control of the bus. This prevents an I/O device from responding to the I/O command lines during a DMA transfer.

BALE

Bus Address Latch Enable. The address bus is latched on the rising edge of this signal. The address on the SA bus is valid from the falling edge of BALE to the end of the bus cycle. Memory devices should latch the LA bus on the falling edge of BALE.

BCLK

Bus Clock, 33% Duty Cycle. Frequency Varies. 8.33 MHz is specified as the maximum, but many systems allow this clock to be set to 10 MHz and higher.

BE(x)

Byte Enable. Indicates to the slave device which bytes on the data bus contain valid data. A 16 bit transfer would assert BE0 and BE1, for example, but not BE2 or BE3.

CHCHK

Channel Check. A low signal generates an NMI. The NMI signal can be masked on a PC, externally to the processor (of course). Bit 7 of port 70(hex) (enable NMI interrupts) and bit 3 of port 61 (hex) (recognition of channel check) must both be set to zero for an NMI to reach the cpu.

CHRDY

Channel Ready. Setting this low prevents the default ready timer from timing out. The slave device may then set it high again when it is ready to end the bus cycle. Holding this line low for too long can cause problems on some systems. CHRDY and NOWS should not be used simultaneously. This may cause problems with some bus controllers.

CMD



Command Phase. This signal indicates that the current bus cycle is in the command phase. After the start phase (see START), the data is transferred during the CMD phase. CMD remains asserted from the falling edge of START until the end of the bus cycle.

SD0-SD16

System Data lines. They are bidrectional and tri-state.

DAKx

DMA Acknowledge.

DRQx

DMA Request.

EX16

EISA Slave Size 16. This is used by the slave device to inform the bus master that it is capable of 16 bit transfers.

EX32

EISA Slave Size 32. This is used by the slave device to inform the bus master that it is capable of 32 bit transfers.

EXRDY

EISA Ready. If this signal is asserted, the cycle will end on the next rising edge of BCLK. The slave device drives this signal low to insert wait states.

IO16

I/O size 16. Generated by a 16 bit slave when addressed by a bus master.

IORC

I/O Read Command line.

IOWC

I/O Write Command line.

IRQx

Interrupt Request. IRQ2 has the highest priority.

LAxx

Latchable Address lines.

LOCK

Asserting this signal prevents other bus masters from requesting control of the bus.

MAKx

Master Acknowledge for slot x: Indicates that the bus master request (MREQx) has been granted.

MASTER16

16 bit bus master. Generated by the ISA bus master when initiating a bus cycle.

M/IO



Memory/Input-Output. This is used to indicate whether the current bus cycle is a memory or an I/O operation.

M16

Memory Access, 16 bit

MRDC

Memory Read Command line.

MREQx

Master Request for Slot x: This is a slot specific request for the device to become the bus master.

MSBURST

Master Burst. The bus master asserts this signal in response to SLBURST. This tells the slave device that the bus master is also capable of burst cycles.

MWTC

Memory Write Command line.

NOWS

No Wait State. Used to shorten the number of wait states generated by the default ready timer. This causes the bus cycle to end more quickly, since wait states will not be inserted. Most systems will ignore NOWS if CHRDY is active (low). However, this may cause problems with some bus controllers, and both signals should not be active simultaneously.

OSC

Oscillator, 14.318 MHz, 50% Duty Cycle. Frequency varies.

REFRESH

Refresh. Generated when the refresh logic is bus master.

RESDRV

This signal goes low when the machine is powered up. Driving it low will force a system reset.

SA0-SA19

System Address Lines, tri-state.

SBHE

System Bus High Enable, tristate. Indicates a 16 bit data transfer.

SLBURST

Slave Burst. The slave device uses this to indicate that it is capable of burst cycles. The bus master will respond with MSBURST if it is also capable of burst cycles.

SMRDC

Standard Memory Read Command line. Indicates a memory read in the lower 1 MB area.

SMWTC

Standard Memory Write Commmand line. Indicates a memory write in the lower 1 MB area.



START

Start Phase. This signal is low when the current bus cycle is in the start phase. Address and M/IO signals are decoded during this phase. Data is transferred during the command phase (indicated by CMD).

TC

Terminal Count. Notifies the cpu that that the last DMA data transfer operation is complete.

W/R

Write or Read. Used to indicate if the current bus cycle is a read or a write operation.

Contributor: Joakim Ögren, Mark Sokos <msokos1@gl.umbc.edu>

Sources: Mark Sokos EISA page http://www.gl.umbc.edu/~msokos1/eisa.txt

Sources: "Eisa System Architecture, 2nd Edition" by Tom Shanley and Don Anderson, ISBN 0-201-40995-X

Please send any comments to Joakim Ögren.

PCI

PCI=Peripheral Component Interconnect

```
PCI Universal Card 32/64 bit
           Component Side (side B)
                                 optional
         mandatory 32-bit pins
      b01
        b11
                         b52 b62
                                        b94
PCI 5V Card 32/64 bit
         mandatory 32-bit pins
PCI 3.3V Card 32/64 bit
         mandatory 32-bit pins
      NOT
DRAWN
```

(At the computer)

98+22 PIN EDGE CONNECTOR at the computer.

Pin A1 A2	+5V TRST +12V	+3.3V	Universal	Description Test Logic Reset +12 VDC
A3	TMS			Test Mde Select
A4	TDI			Test Data Input
A5	+5V			+5 VDC
A6 A7	INTA INTC			Interrupt A Interrupt C
A8	+5V			+5 VDC
A9	RESV01			Reserved VDC
A10	+5V	+3.3V	Signal Rail	+V I/O (+5 V or +3.3 V)
A11	RESV03		3	Reserved VDC
A12	GND03		(OPEN)	Ground or Open (Key)
A13	GND05	(OPEN)	(OPEN)	Ground or Open (Key)
A14	RESV05			Reserved VDC
A15	RESET	. 2. 21/	Cianal Dail	Reset
A16	+5V	+3.3V	Signal Rail	+V I/O (+5 V or +3.3 V) Grant PCI use
A17 A18	GNT GND08			Ground
A19	RESV06			Reserved VDC
A20	AD30			Address/Data 30
A21	+3.3V01			+3.3 VDC
A22	AD28			Address/Data 28
A23	AD26			Address/Data 26
A24	GND10			Ground
A25	AD24			Address/Data 24
A26	IDSEL			Initialization Device Select
A27 A28	+3.3V03 AD22			+3.3 VDC Address/Data 22
A20 A29	AD22 AD20			Address/Data 22 Address/Data 20
A30	GND12			Ground
A31	AD18			Address/Data 18

A32 A33 A35 A35 A36 A37 A38 A40 A41 A42 A43 A44 A45 A47 A48 A53 A54 A55 A56 A57 A58 A60 A61 A62	AD16 +3.3V05 FRAME GND14 TRDY GND15 STOP +3.3V07 SDONE SBO GND17 PAR AD15 +3.3V10 AD13 AD11 GND19 AD9 C/BE0 +3.3V11 AD6 AD4 GND21 AD6 AD4 GND21 AD2 AD0 +5V REQ64 VCC11 VCC13	+3.3V	Signal Rai	Address/Data 16 +3.3 VDC Address or Data phase Ground Target Ready Ground Stop Transfer Cycle +3.3 VDC Snoop Done Snoop Backoff Ground Parity Address/Data 15 +3.3 VDC Address/Data 13 Address/Data 11 Ground Address/Data 9 Command, Byte Enable 0 +3.3 VDC Address/Data 6 Address/Data 4 Ground Address/Data 2 Address/Data 0 I +V I/O (+5 V or +3.3 V) Request 64 bit ??? +5 VDC +5 VDC
A63 A64 A65 A66 A67 A68 A69 A70	GND C/BE[7]# C/BE[5]# +5V PAR64 AD62 GND AD60	+3.3V	Signal Rai	Ground Command, Byte Enable 7 Command, Byte Enable 5 I +V I/O (+5 V or +3.3 V) Parity 64 ??? Address/Data 62 Ground Address/Data 60
A70 A71 A72 A73 A74 A75 A76 A77	AD58 GND AD56 AD54 +5V AD52 AD50 GND	+3.3V	Signal Rai	Address/Data 58 Ground Address/Data 56 Address/Data 56 Address/Data 54 I +V I/O (+5 V or +3.3 V) Address/Data 52 Address/Data 50 Ground
A79 A80 A81 A82 A83 A84 A85 A86 A87 A88 A90 A91 A92	AD48 AD46 GND AD44 AD42 +5V AD40 AD38 GND AD36 AD34 GND AD32 RES	+3.3V	Signal Rai	Address/Data 48 Address/Data 46 Ground Address/Data 44 Address/Data 42 I +V I/O (+5 V or +3.3 V) Address/Data 40 Address/Data 38 Ground Address/Data 36 Address/Data 34 Ground Address/Data 32 Reserved

BETA RELEASE

GND RES			Ground Reserved
-12V TCK GND TDO +5V +5V INTB INTD PRSNT1 RES			-12 VDC Test Clock Ground Test Data Output +5 VDC +5 VDC Interrupt B Interrupt D Reserved +V I/O (+5 V or +3.3 V) ??
GND GND RES GND CLK			Ground or Open (Key) Ground or Open (Key) Reserved VDC Reset Clock Ground
REQ +5V AD31 AD29 GND AD27	+3.3V	Signal Rail	Request +V I/O (+5 V or +3.3 V) Address/Data 31 Address/Data 29 Ground Address/Data 27 Address/Data 25
+3.3V C/BE3 AD23 GND AD21 AD19		4	+3.3VDC Command, Byte Enable 3 Address/Data 23 Ground Address/Data 21 Address/Data 19
AD17 C/BE2 GND13 IRDY +3.3V06		N. A.	+3.3 VDC Address/Data 17 Command, Byte Enable 2 Ground Initiator Ready +3.3 VDC Device Select
GND16 LOCK PERR +3.3V08 SERR +3.3V09	A A		Ground Lock bus Parity Error +3.3 VDC System Error +3.3 VDC
AD14 GND18 AD12 AD10 GND20	GND	(OPEN)	Command, Byte Enable 1 Address/Data 14 Ground Address/Data 12 Address/Data 10 Ground Ground or Open (Key)
(OPEN) AD8 AD7 +3.3V12 AD5 AD3	GND	(OPEN)	Ground or Open (Key) Address/Data 8 Address/Data 7 +3.3 VDC Address/Data 5 Address/Data 3 Ground
	RES -12V TCND +5V HINTS	RES -12V TCK GND TDO +5V +5V INTB INTD PRSNT1 RES PRSNT2 GND GND GND RES GND CLK GND REQ +5V AD31 AD29 GND AD27 AD25 +3.3V C/BE3 AD23 GND AD21 AD19 +3.3V AD17 C/BE2 GND13 IRDY +3.3V06 DEVSEL GND13 IRDY +3.3V06 DEVSEL GND16 LOCK PERR +3.3V08 SERR +3.3V09 C/BE1 AD14 GND16 LOCK PERR +3.3V09 C/BE1 AD14 GND18 AD12 AD10 GND20 (OPEN) GND AD8 AD7 +3.3V12 AD5 AD3	RES -12V TCK GND TDO +5V +5V INTB INTD PRSNT1 RES PRSNT2 GND (OPEN) (OPEN) GND (OPEN) (OPEN) RES GND CLK GND REQ +5V +3.3V Signal Rail AD29 GND AD27 AD25 +3.3V C/BE3 AD23 GND AD21 AD19 +3.3V AD17 C/BE2 GND13 IRDY +3.3V06 DEVSEL GND13 IRDY +3.3V06 DEVSEL GND13 IRDY +3.3V06 DEVSEL GND16 LOCK PERR +3.3V08 SERR +3.3V09 C/BE1 AD14 GND18 AD12 AD10 GND20 (OPEN) GND (OPEN) (OPEN) AD8 AD7 +3.3V12 AD5 AD3

BETA RELEASE

B58 B59 B60 B61 B62	AD1 VCC08 ACK64 VCC10 VCC12			Address/Data 1 +5 VDC Acknowledge 64 bit ??? +5 VDC +5 VDC
B63 B64 B65 B66 B67 B68 B69	RES GND C/BE[6]# C/BE[4]# GND AD63 AD61			Reserved Ground Command, Byte Enable of Command, Byte Enable of Ground Address/Data 63 Address/Data 61
B70 B71 B72 B73 B74 B75 B76 B77 B78	+5V AD59 AD57 GND AD55 AD53 GND AD51 AD49	+3.3V	Signal Rail	+V I/O (+5 V or +3.3 V) Address/Data 59 Address/Data 57 Ground Address/Data 55 Address/Data 53 Ground Address/Data 51 Address/Data 49
B79 B80 B81 B82 B83 B84 B85 B86 B87	+5V AD47 AD45 GND AD43 AD41 GND AD39 AD37	+3.3V	Signal Rail	+V I/O (+5 V or +3.3 V) Address/Data 47 Address/Data 45 Ground Address/Data 43 Address/Data 41 Ground Address/Data 39 Address/Data 37
B88 B89 B90 B91 B92 B93 B94	+5V AD35 AD33 GND RES RES GND	+3.3V	Signal Rail	+V I/O (+5 V or +3.3 V) Address/Data 35 Address/Data 33 Ground Reserved Reserved Ground

Notes: Pin 63-94 exists only on 64 bit PCI implementations.

+V I/O is 3.3V on 3.3V boards, 5V on 5V boards, and define signal rails on the Universal board.

Contributor: Joakim Ögren, Phil Toms <ptoms@m4.com>

Source: ?

Please send any comments to Joakim Ögren.

PCI (Technical)

This section is currently based solely on the work by Mark Sokos.

This file is not intended to be a thorough coverage of the PCI standard. It is for informational purposes only, and is intended to give designers and hobbyists an overview of the bus so that they might be able to design their own PCI cards. Thus, I/O operations are explained in the most detail, while memory operations, which will usually not be dealt with by an I/O card, are only briefly explained. Hobbyists are also warned that, due to the higher clock speeds involved, PCI cards are more difficult to design than ISA cards or cards for other slower busses. Many companies are now making PCI prototyping cards, and, for those fortunate enough to have access to FPGA programmers, companies like Xilinx are offering PCI compliant designs which you can use as a starting point for your own projects.

For a copy of the full PCI standard, contact:

PCI Special Interest Group (SIG) PO Box 14070 Portland, OR 97214 1-800-433-5177 1-503-797-4207

Signal Descriptions:

AD(x)

Address/Data Lines.

CLK

Clock. 33 MHz maximum.

C/BE(x)

Command, Byte Enable.

FRAME

Used to indicate whether the cycle is an address phase or a data phase.

DEVSEL

Device Select.

IDSEL

Initialization Device Select

INT(x)

Interrupt

IRDY

Initiator Ready

LOCK

Used to manage resource locks on the PCI bus.

REO

Request. Requests a PCI transfer.

GNT

Grant. indicates that permission to use PCI is granted.

PAR

Parity. Used for AD0-31 and C/BE0-3.

PERR

Parity Error.

RST

Reset.

SBO

Snoop Backoff.

SDONE

Snoop Done.

SERR

System Error. Indicates an address parity error for special cycles or a system error.

STOP

Asserted by Target. Requests the master to stop the current transfer cycle.

TCK

Test Clock

TDI

Test Data Input

TDO

Test Data Output

TMS

Test Mode Select

TRDY

Target Ready

TRST

Test Logic Reset

The PCI bus treats all transfers as a burst operation. Each cycle begins with an address phase followed by one or more data phases. Data phases may repeat indefinitely, but are limited by a timer that defines the maximum amount of time that the PCI device may control the bus. This timer is set by the CPU as part of the configuration space. Each device has its own timer (see the Latency Timer in the configuration space).

The same lines are used for address and data. The command lines are also used for byte enable lines. This is done to reduce the overall number of pins on the PCI connector.


The Command lines (C/BE3 to C/BE0) indicate the type of bus transfer during the address phase.




C/BE Command Type 0000 Interrupt Acknowledge 0001 Special Cycle 0010 I/O Read 0011 I/O Write 0100 reserved 0101 reserved 0110 Memory Read 0111 Memory Write 1000 reserved 1001 reserved 1010 Configuration Read 1011 Configuration Write 1100 Multiple Memory Read 1101 Dual Address Cycle 1110 Memory-Read Line 1111 Memory Write and Invalidate

The three basic types of transfers are I/O, Memory, and Configuration.

PCI timing diagrams:



PCI transfer cycle, 4 data phases, no wait states. Data is transferred on the rising edge of CLK.



				Wait	
IRDY					.
	Wait		Wait		
TRDY	 	_			.
DEVSEL	 				.

PCI transfer cycle, with wait states. Data is transferred on the rising edge of CLK at points labelled A, B, and C.

Bus Cycles:

Interrupt Acknowledge (0000)

The interrupt controller automatically recognizes and reacts to the INTA (interrupt acknowledge) command. In the data phase, it transfers the interrupt vector to the AD lines.

Special Cycle (0001)

AD15-AD0	Description
0x0000	Processor Shutdown
0x0001	Processor Halt
0x0002	x86 Specific Code
0x0003 to 0xFFFF	

I/O Read (0010) and I/O Write (0011)

Input/Output device read or write operation. The AD lines contain a byte address (AD0 and AD1 must be decoded). PCI I/O ports may be 8 or 16 bits. PCI allows 32 bits of address space. On IBM compatible machines, the Intel CPU is limited to 16 bits of I/O space, which is further limited by some ISA cards that may also be installed in the machine (many ISA cards only decode the lower 10 bits of address space, and thus mirror themselves throughout the 16 bit I/O space). This limit assumes that the machine supports ISA or EISA slots in addition to PCI slots.

The PCI configuration space may also be accessed through I/O ports 0x0CF8 (Address) and 0x0CFC (Data). The address port must be written first.

Memory Read (0110) and Memory Write (0111)

A read or write to the system memory space. The AD lines contain a doubleword address. AD0 and AD1 do not need to be decoded. The Byte Enable lines (C/BE) indicate which bytes are valid.

Configuration Read (1010) and Configuration Write (1011)

A read or write to the PCI device configuration space, which is 256 bytes in length. It is accessed in doubleword units. AD0 and AD1 contain 0, AD2-7 contain the doubleword address, AD8-10 are used for selecting the addressed unit a the malfunction unit, and the remaining AD lines are not used.

Address	Bit 32	16	15	0
00 04 08	Unit ID Status	-i	Manufactu Command	
	Class Co			Revision
0C	BIST	Header	Latency	CLS
10-24	Bas	e Addres	s Register	-
28	Reserved			
2C	Reserved			
30	Expansio	n ROM Ba	se Address	5



34 Reserved 38 Reserved

3C MaxLat | MnGNT | INT-pin | INT-line

40-FF available for PCI unit

Multiple Memory Read (1100)

This is an extension of the memory read bus cycle. It is used to read large blocks of memory without caching, which is beneficial for long sequential memory accesses.

Dual Address Cycle (1101)

Two address cycles are necessary when a 64 bit address is used, but only a 32 bit physical address exists. The least significant portion of the address is placed on the AD lines first, followed by the most significant 32 bits. The second address cycle also contains the command for the type of transfer (I/O, Memory, etc). The PCI bus supports a 64 bit I/O address space, although this is not available on Intel based PCs due to limitations of the CPU.

Memory-Read Line (1110)

This cycle is used to read in more than two 32 bit data blocks, typically up to the end of a cache line. It is more efficient than normal memory read bursts for a long series of sequential memory accesses.

Memory Write and Invalidate (1111)

This indicates that a minimum of one cache line is to be transferred. This allows main memory to be updated, saving a cache write-back cycle.

Bus Arbitration:

This section is under construction.

PCI BIOS:

This section is under construction.

Contributor: Joakim Ögren, Mark Sokos <msokos1@gl.umbc.edu>


Sources: Mark Sokos PCI page http://www.gl.umbc.edu/~msokos1/pci.txt

Sources: "Inside the PCI Local Bus" by Guy W. Kendall, Byte, February 1994 v 19 p. 177-180 Sources: "The Indispensible PC Hardware Book" by Hans-Peter Messmer, ISBN 0-201-8769-3

Please send any comments to Joakim Ögren.

VESA LocalBus (VLB)

VLB=VESA Local Bus. VESA=Video Electronics Standards Association.



58 PIN EDGE CONNECTOR MALE at the card. 58 PIN EDGE CONNECTOR FEMALE at the computer.

Pin	Name	Description
A1	D1	Data 1
A2	D3	Data 3
A3	GND	Ground
A4	D5	Data 5
A5	D7	Data 7
A6	D9	Data 9
A7	D11	Data 11
A8	D13	Data 13
A9	D15	Data 15
A10	GND	Ground
A11	D17	Data 17
A12	Vcc	+5 VDC
A13	D19	Data 19
A14	D21	Data 21
A15	D23	Data 23
A16	D25	Data 25
A17	GND	Ground
A18	D27	Data 27
A19	D29	Data 2 Data 31
A20 A21	D31 A30	Address 30
A21 A22	A28	Address 28
A23	A26	Address 26
A24	GND	Ground
A25	A24	Address 24
A26	A22	Address 22
A27	VCC	+5 VDC
A28	A20	Address 20
	0	, .aa. 550 2 0

A29 A30 A31 A32 A33 A34 A35 A36 A37 A38 A39 A40 A41 A42 A43 A44 A45	A18 A16 A14 A12 A10 A8 GND A6 A4 WBACK# BE0# VCC BE1# BE2# GND BE3# ADS#	Address 18 Address 16 Address 14 Address 12 Address 10 Address 8 Ground Address 6 Address 4 Write Back Byte Enable 0 +5 VDC Byte Enable 1 Byte Enable 2 Ground Byte Enable 3 Address Strobe
A48 A49 A50 A51 A52 A53 A54 A55 A56 A57 A58	LRDY# LDEV LREQ GND LGNT VCC ID2 ID3 ID4 LKEN# LEADS#	Local Ready Local Device Local Request Ground Local Grant +5 VDC Identification 2 Identification 3 Identification 4 Local Enable Address Strobe
B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B17 B18 B20 B21 B22 B23 B24 B25 B26 B27 B28 B29 B30	D0 D2 D4 D6 D8 GND D10 D12 VCC D14 D16 D18 D20 GND D22 D24 D26 D28 D30 VCC A31 GND A29 A27 A25 A23 A21 A19 GND A17	Data 0 Data 2 Data 4 Data 6 Data 8 Ground Data 10 Data 12 +5 VDC Data 14 Data 16 Data 18 Data 20 Ground Data 22 Data 24 Data 26 Data 28 Data 28 Data 30 +5 VDC Address 31 Ground Address 29 Address 27 Address 27 Address 25 Address 21 Address 19 Ground Address 19 Ground Address 17

B31 B32 B33 B34 B35 B36 B37 B38 B39 B40 B41 B42 B43 B44	A15 VCC A13 A11 A9 A7 A5 GND A3 A2 n/c RESET# DC# M/IO# W/R#	Address 15 +5 VDC Address 13 Address 11 Address 9 Address 7 Address 5 Ground Address 3 Address 2 Not connected Reset Data/Command Memory/IO Write/Read
B48 B49 B50 B51 B52 B53 B54 B55 B56 B57 B58	RDYRTN# GND IRQ9 BRDY# BLAST# ID0 ID1 GND LCLK VCC LBS16#	Ready Return Ground Interrupt 9 Burst Ready Burst Last Identification 0 Identification 1 Ground Local Clock +5 VDC Local Bus Size 16

Contributor: Joakim Ögren

Source: comp.sys.ibm.pc.hardware.* FAQ Part 4 <ftp://rtfm.mit.edu/pub/usenet/news.answers/pc-hardware-faq/part1>, maintained by Ralph Valentino <ralf @alum.wpi.edu>

Please send any comments to Joakim Ögren.

VESA LocalBus (VLB) (Technical)

This section is currently based solely on the work by Mark Sokos.

This file is intended to provide a basic functional overview of the Vesa Local Bus, so that hobbyists and amateurs can design their own VLB compatible cards.

It is not intended to provide complete coverage of the VLB standard.

VLB Connectors are usually inline with ISA connectors, so that adapter cards may use both. However, the VLB is separate, and does not need to connect to the ISA portion of the bus.

The 64 bit expansion of the bus (optional) does not add additional pins or connectors. Instead, it multiplexes the existing pins. The 32 bit VLB bus does not use the 64 bit signals shown in the above pinouts.

Signal Descriptions

A2-A31

Address Bus

ADS

Address Strobe

BE0-BE3

Byte Enable. Indicates that the 8 data lines corresponding to each signal will deliver valid data.

BLAST

Burst Last. Indicates a VLB Burst Cycle, which will complete with *BRDY. The VLB Burst cycle consists of an address phase followed by four data phases.

BRDY

Burst Ready. Indicates the end of the current burst transfer.

D0-D31

Data Bus. Valid bytes are indicated by *BE(x) signals.

D/C

Data/Command. Used with M/IO and W/R to indicate the type of cycle.

M/IO D/C W/R

0	0	0	INTA sequence
0	0	1	Halt/Special (486)
0	1	0	I/O Read
0	1	1	I/O Write
1	0	0	Instruction Fetch
1	0	1	Halt/Shutdown (386)
1	1	0	Memory Read ` ´
1	1	1	Memory Write

ID0-ID4

Identification Signals.

ID0 ID1 ID4 CPU Bus WidthBurst

0 0 0 (res)

0	0	1	(res)	
0	1	0	486 [°] 16/32	Burst Possible
0	1	1	486 16/32	Read Burst
1	0	0	386 16/32	None
1	0	1	386 16/32	None
1	1	0	(res)	
1	1	1	À86 16/32/64	1 Read/Mrite Burst

ID2 Indicates wait: 0 = 1 wait cycle (min)

1 = no wait

ID3 Indicates bus speed: 0 = greater than 33.3 MHz

1 = less than 33.3 MHz

IRQ9

Interrupt Request. Connected to IRQ9 on ISA bus. This allows standalone VLB adapters (not connected to ISA portion of the bus) to have one IRQ.

LEADS

Local Enable Address Strobe. Set low by VLB master (not CPU). Also used for cache invalidation signal.

LBS16

Local Bus Size 16. Used by slave device to indicate that it has a transfer width of only 16 bits.

LCLK

Local Clock. Runs at the same frequency as the cpu, up to 50 MHz. 66 MHz is allowed for on-board devices.

LDEV

Local Device: When appropriate address and M/IO signals are present on the bus, the VLB device must pull this line low to indicate that it is a VLB device. The VLB controller will then use the VLB bus for the transfer.

LRDY

Local Ready. Indicates that the VLB device has completed the cycle. This signal is only used for single cycle transfers. *BRDY is used for burst transfers.

LGNT

Local Grant. Indicates that an *LREQ signal has been granted, and control is being transferred to the new VLB master.

LREQ

Local Request. Used by VLB Master to gain control of the bus.

M/IO

Memory/IO. See D/C for signal description.

RDYRTN

Ready Return. Indicates VLB cycle has been completed. May precede LRDY by one cycle.

RESET



Reset. Resets all VLB devices.

WBACK

Write Back.

64-bit Expansion Signals

ACK64

Acknowledge 64 bit transfer. Indicates that the device can perform the requested 64 bit transfer cycle.

BE4-BE7

Byte Enable. Indicates which bytes are valid (similar to BE0-BE3).

D32-D63

Upper 32 bits of data bus. Multiplexed with address bus.

LBS64

Local Bus Size 64 bits. Used by VLB Master to indicate that it desires a 64 bit transfer.

W/R

Write/Read. See D/C for signal description.

64 Bit Data Transfer Timing Diagram:

	Address Phase	Data Phase	
LCLK	_		
*ADS			
A2-A31 D34-D63	Address	><>	
D/C M/IO, W/R	M/IO, W/R	_><> Data D32-33	
*LDEV			
*LBS64			
*ACK64			
D0-D31		<>	
LRDY	#		

Contributor: Joakim Ögren, Mark Sokos <msokos1@gl.umbc.edu>

Sources: Mark Sokos VLB page http://www.gl.umbc.edu/~msokos1/vlb.txt

Sources: "The Indispensible PC Hardware Book" by Hans-Peter Messmer, ISBN 0-201-8769-3

Please send any comments to Joakim Ögren.



CompactPCI

PCI=Peripheral Component Interconnect.
CompactPCI is a version of PCI adapted for industrial and/or embedded applications.

NOT
YET...
(At the backplane)
RAWN
YET...

(At the device (card))

7x47 PIN (IEC917 and IEC1076-4-101) CONNECTOR at the backplane. 7x47 PIN (IEC917 and IEC1076-4-101) CONNECTOR at the device (card).

Pin Z1 Z2 Z3 Z4 Z5 Z12 Z13 Z13 Z14 Z15 Z15 Z16 Z17 Z17 Z23 Z23 Z23 Z23 Z23 Z23 Z23 Z23 Z23 Z23	NAME GANGER GANGER STATE OF THE	Description Ground Keyed (no pin) Keyed (no pin) Keyed (no pin) Ground

Z42	GND	Ground
Z43	GND	Ground
Z44	GND	Ground
Z45	GND	Ground
Z46	GND	Ground
Z47	GND	Ground
A123445678901123456789012345678000000000000000000000000000000000000	5V TCK INTAV BRSV REQ(30) AD(26) C/BE(3) AD(18) KEYY SER AD(18) KEYY SER 3.3V 3.3V 3.3V 3.3V 3.3V 5CLK2 CLK4 V(I/O) AD(52) AD(59) AD(59) AD(45) AD(35) BRSV USR BRSV USR BRSV USR USR USR USR USR USR USR USR USR USR	+3.3 VDC System Error +3.3 VDC Address/Data 12 +3.3 VDC Address/Data 7) +3.3 VDC Address/Data 1) +5 VDC Clock ?? MHz Clock ?? MHz Clock ?? MHz +3.3 VDC or +5 VDC Command: Byte Enable Address/Data 63 Address/Data 59 Address/Data 59 Address/Data 56 Address/Data 52 Address/Data 45 Address/Data 45 Address/Data 35 Bused Reserved (don't use) Bused Reserved (don't use) Bused Reserved (don't use) User Defined User Defined User Defined User Defined User Defined
B1	-12V	-12 VDC
B2	5V	+5 VDC
B3	INTB#	Interrupt B
B4	GND	Ground
B5	BRSV	Bused Reserved (don't use)

BETA RELEASE

B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B17 B18 B20 B21 B22 B23 B24 B25 B26 B27 B28 B29 B30 B31 B32 B33 B34 B35 B36 B37 B38 B39 B39 B30 B31 B31 B32 B33 B34 B35 B36 B37 B38 B37 B38 B37 B38 B37 B38 B37 B38 B37 B38 B37 B38 B37 B38 B37 B38 B37 B38 B37 B38 B37 B38 B37 B38 B37 B38 B37 B38 B37 B38 B37 B38 B37 B38 B37 B38 B38 B37 B37 B37 B37 B37 B37 B37 B37 B37 B37	GND AD(29) GND IDSEL AD(17) KEYY FRAD SDND (15) GND (4) 5V Q64# GND (40) AD(55)	Ground Address/Data 29 Ground Initialization Device Select Ground Address/Data 17 Keyed (no pin) Keyed (no pin) Keyed (no pin) Address or Data phase Ground Snoop Done Ground Address/Data 15 Ground Address/Data 9) Ground Address/Data 4) +5 VDC Ground Bused Reserved (don't use) Ground Address/Data 55 Ground Address/Data 55 Ground Address/Data 48 Ground Address/Data 48 Ground Address/Data 34 Ground Address/Data 34 Ground Bused Reserved (don't use) Ground Address/Data 34 Ground User Defined User Defined User Defined User Defined User Defined User Defined
C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17	TRST# TMS INTC# V(I/O) RST 3.3V AD(28) V(I/O) AD(23) 3.3V AD(16) KEY KEY IRDY# V(I/O) SBO#	Test Logic Reset Test Mode Select Interrupt C +3.3 VDC or +5 VDC Reset +3.3 VDC Address/Data 28 +3.3 VDC or +5 VDC Address/Data 23 +3.3 VDC Address/Data 16 Keyed (no pin) Keyed (no pin) Keyed (no pin) Initiator Ready +3.3 VDC or +5 VDC Snoop Backoff

C18 C19 C20 C21 C22 C23 C24 C25 C26 C27 C28 C30 C31 C32 C33 C34 C35 C36 C37 C38 C37 C38 C39 C41 C42 C42 C43 C44 C45 C46 C47	3.3V AD(14) V(I/O) AD(8) 3.3V AD(3) V(I/O) BREQ1# SYSEN# GNT3# C/BE(7) V(I/O) AD(61) V(I/O) AD(54) V(I/O) AD(47) V(I/O) AD(47) V(I/O) AD(40) V(I/O) AD(33) FAL# PRST USR USR USR USR	+3.3 VDC Address/Data 14 +3.3 VDC or +5 VDC Address/Data 8) +3.3 VDC Address/Data 3) +3.3 VDC or +5 VDC Bused Reserved (don't use) Request PCI transfer Grant Command: Byte Enable +3.3 VDC or +5 VDC Address/Data 61 +3.3 VDC or +5 VDC Address/Data 54 +3.3 VDC or +5 VDC Address/Data 47 +3.3 VDC or +5 VDC Address/Data 47 +3.3 VDC or +5 VDC Address/Data 47 +3.3 VDC or +5 VDC Address/Data 33 Power Supply Status FAL (CompactPCI specific) Power Supply Status DEG (CompactPCI specific) Push Button Reset (CompactPCI specific) User Defined User Defined User Defined User Defined User Defined
D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D24 D25 D26 D27 D26 D27 D28 D29 D29 D29 D29 D29 D29 D29 D29 D29 D29	+12V TDO 5V INTP GND CLK GND AD(25) GND KEY KEY GND STOP# GND FAR GND AD(11) M66EN AD(6) 5V AD(0) 3.3V GNT1# GNT2# REQ4# GND	+12 VDC Test Data Output +5 VDC Ground Ground Address/Data 25 Ground Address/Data 20 Ground Keyed (no pin) Keyed (no pin) Keyed (no pin) Ground Stop transfer cycle Ground Parity for AD0-31 & C/BE0-3 Ground Address/Data 11 Address/Data 6) +5 VDC Address/Data 0) +3.3 VDC Grant Grant Grant Request PCI transfer Ground

D30 D31 D32 D33 D34 D35 D36 D37 D38 D40 D41 D42 D43 D44 D45 D46 D47	C/BE(4)# GND AD(58) GND AD(51) GND AD(44) GND AD(37) GND REQ5# GND REQ6# USR USR USR USR	Command: Byte Enable Ground Address/Data 58 Ground Address/Data 51 Ground Address/Data 44 Ground Address/Data 37 Ground Request PCI transfer Ground Request PCI transfer User Defined User Defined User Defined User Defined User Defined
E1 E2 E3	5V TDI INTD#	+5 VDC Test Data Input Interrupt D
E4 E5 E6 E7 E10 E112 E13 E14 E15 E16 E17 E18 E20 E21 E22 E23 E24 E25 E26 E27 E28 E29 E30 E31 E32	INTS GNT# AD(31) AD(27) AD(24) AD(22) AD(19) C/BE(2)# KEY KEY KEY TRDY# LOCK# PERR# C/BE(1)# AD(13) AD(10) C/BE(0)# AD(5) ACK64# 5V REQ2# REQ3# GNT4# C/BE(6)# PAR64 AD(60) AD(57)	Grant Address/Data 31 Address/Data 27 Address/Data 24 Address/Data 22 Address/Data 19 Command: Byte Enable Keyed (no pin) Keyed (no pin) Keyed (no pin) Target Ready Lock resource Parity Error Command: Byte Enable Address/Data 13 Address/Data 10 Command: Byte Enable Address/Data 5) Address/Data 2) +5 VDC Request PCI transfer Request PCI transfer Grant Command: Byte Enable Address/Data 60 Address/Data 57
E32 E33 E34 E35 E36 E37 E38 E39 E40 E41	AD(57) AD(53) AD(50) AD(46) AD(43) AD(39) AD(36) AD(32) GNT5# BRSV	Address/Data 57 Address/Data 53 Address/Data 50 Address/Data 46 Address/Data 43 Address/Data 39 Address/Data 36 Address/Data 32 Grant Bused Reserved (don't use)

BETA RELEASE

E42 E43 E44 E45 E46 E47	GNT6# USR USR USR USR USR	Grant User Defined User Defined User Defined User Defined User Defined
F1 F2 F3 F5 F6 F7 F1 F1 F1 F1 F1 F1 F1 F1 F1 F1 F1 F1 F1	GGGGGGGGGKKKGGGGGGGGGGGGGGGGGGGGGGGGGG	Ground

Contributor: Joakim Ögren

Sources: CompactPCI specifications v1.0 http://www.compactpci.com/cspec.htm at CompactPCI's

homepage homepage homepage homepage homepage http://www.gl.umbc.edu/~msokos1/pci.txt

Sources: "Inside the PCI Local Bus" by Guy W. Kendall, Byte, February 1994 v 19 p. 177-180

Sources: "The Indispensible PC Hardware Book" by Hans-Peter Messmer, ISBN 0-201-8769-3 Please send any comments to Joakim Ögren.



CompactPCI (Technical)

This section does not currently contain so much in depth information as I would like.

Since CompactPCI is based on PCI you should first refer to the PCI standard. This only explains the extensions CompactPCI specifies.

For a copy of the full CompactPCI standard, contact:

PCI Industrial Computer Manufacturers Group (PICMG) c/o Roger Communications
301 Edgewater place
Suite 220
Wakewater
MA01880

Phone: 1-617-224-1100 Fax: 1-617-224-1239

Overview:

A CompactPCI system is composed of up to eight CompactPCI card locations:

- One System Slot
- Up to seven Peripheral Slots

The connector has 7 columns with 47 rows. They are divided into groups:

- Row 1-25: 32-bit PCI
- Row 26-47: Additional pins for 64-bit PCI (System Slot boards must use it).
- Row 26-28 and 40-42: Primarily implemented on System Slot boards.

The following signals must be terminated:

- AD0-31
- C/BE0#-C/BE3#
- PAR
- FRAME#
- IRDY#
- TRDY#
- STOP#
- LOCK#
- IDSEL
- DEVSEL#
- PERR#
- SERR#
- RST#

The following signals must be terminated if used:

- INTA#
- INTB#
- INTC#
- INTD#
- SB0#
- SDOBE
- AD32-AD63
- C/BE4#-C/BE7#
- REQ64#
- ACK64#

- PAR64#

The following signals do no require a stub termination:

- CLK
- REQ#
- GNT#
- TDI#
- TDO
- TCK
- TMS
- TRST#

The System Slot board must pullup the following signals (even if not used):

- REQ64#
- ACK64#

Connector:

Q2# GND Q3# GND T4# GND E(6)# GND 664 GND 57) GND 53) GND 50) GND 46) GND 43) GND 39) GND 36) GND
Q3; T4; E(6 R64 60 57 53 50 46 43 39 36

41	GND	BRSV	BRSV	DEG#	GND	BRSV	GND
42	GND	BRSV	GND	PRST#	REQ6#	GNT6#	GND
43	GND	USR	USR	USR	USR	USR	GND
44	GND	USR	USR	USR	USR	USR	GND
45	GND	USR	USR	USR	USR	USR	GND
46	GND	USR	USR	USR	USR	USR	GND
47	GND	USR	USR	USR	USR	USR	GND
	Ζ	Α	В	С	D	E	F

Signal Descriptions:

PRST

Push Button Reset.

DEG

Power Supply Status DEG

FAL

Power Supply Status FAL

SYSEN

System Slot Identification

Contributor: Joakim Ögren, Mark Sokos <msokos1@gl.umbc.edu>

Sources: CompactPCI specifications v1.0 http://www.compactpci.com/cspec.htm at CompactPCI's

homepage homepage http://www.compactionicvnic.com/
Sources: Mark Sokos PCI page http://www.gl.umbc.edu/~msokos1/pci.txt
Sources: "Inside the PCI Local Bus" by Guy W. Kendall, Byte, February 1994 v 19 p. 177-180
Sources: "The Indispensible PC Hardware Book" by Hans-Peter Messmer, ISBN 0-201-8769-3

Info: CompactPCI - An Open Industrial Computer Standard http://www.eetoolbox.com/vtc/pavj1/pavjp.htm article by Joseph S. Pavlat < jpavlat @prolog.com>


Please send any comments to Joakim Ögren.

IndustrialPCI (IPCI)

PCI=Peripheral Component Interconnect.
IndustrialPCI is a version of PCI adapted for industrial and/or embedded applications.

The IPCI connector has three parts:

- Optional 60 pin PCI 64 bit extension (Top)
- Mandatory 120 pin PCI 32 bit (Middle)
- Optional 60 pin Custom I/O (Bottom)



(At the device (card))

UNKNOWN CONNECTOR at the backplane. UNKNOWN CONNECTOR at the device (card).

System Slot (Middle)

Pin		Description	Note
A1	+3,3V	+3.3 VDC	
A2	AD2	Address 2	
A3		Address 6	
A4	GND	Ground	
	AD10	Address 10	
	AD13	Address 13	
	GND	Ground_	
	SDONE	Snoop Done	1
	GND	Ground	
	FRAME#	Indicate Address or Data phase	1
	AD18	Address 18	
	GND	Ground	
	+5V	+5 VDC	
	AD24	Address 24	
	AD27	Address 27	
	GND	Ground	
	REQ2	Request 2	1
	GND	Ground	
	CLK1	33 or 66 MHz Clock	
	CLK2		
	GND	Ground	
	CLK3		
	CLK4	0.01/20	
	+3,3V	+3.3 VDC	
B1	REQ64#	Request 64 ???	1
B2		Address 3	
B3		+5 VDC	
B4	AD8	Address 8	
B5	+3,3V	+3.3 VDC	
B6	AD14	Address 14	
B7	PAR	Parity	
B8	+3,3V	+3.3 VDC	
B9	STOP#	Stop	1

B11 B12 B13 B14 B15 B16 B17 B18 B19 B20 B21 B22		Command, Byte Enable 2 +3.3 or +5 VDC Address 21 +3.3 VDC +3.3 or +5 VDC Address 28 Address 31 +3.3 VDC Grant 3 Reset Non Maskable Interrupt Reserved (6) +5 VDC	: 2
B24 C1 C2 C3 C4 C5	USB+ ACK64# GND AD7 AD9 AD11 GND	Universal Serial Bus (USB)(+) Acknowledge 64 ??? Ground Address 7 Address 9 Address 11 Ground	1
C8 C9 C10 C11 C12 C13	SERR# PERR# DEVSEL# GND AD19 AD22 GND AD25	System Error Parity Error Device Select Ground Address 19 Address 22 Ground Address 25	1 1 1
C15 C16 C17 C18 C19 C20	GND X1 GNT2 REQ4 SLEEP#/SDAT	Ground Reserved (1) Grant 2 Request 4	1 3 1
C22 C23 C24 D1 D2 D3	INTB#	Interrupt B +5 VDC Universal Serial Bus (USB)(-) Address 0 Address 4 Command, Byte Enable 0 +3.3 VDC	1
D5 D6 D7 D8 D9 D10	AD12 AD15 V(I/O) LOCK# TRDY# AD16 AD20 +5V	Address 12 Address 15 +3.3 or +5 VDC Resource Lock Test Logic Ready Address 16 Address 20 +5 VDC +5 VDC	1
D14 D15 D16 D17 D18 D19 D20	AD26 AD29 REQ1 REQ3 V(I/O) X2	Address 26 Address 29 Request 1 Request 3 +3.3 or +5 VDC Reserved (2) Reserved (5) +3.3 VDC	1

	INTA#	Interrupt A	1
		ICPEN/Serial Clock (I2C)	3
D24	OSC (PWDN)		
<u>=1</u>	AD1 `AD5 GND	Address 1	
=2	AD5	Address 5	
=3	GND	Ground	
=4	M66EN	Enable 66Mhz PCI-bus	
=5	GND	Ground	
=6	C/BE1#	Command, Byte Enable 1	4
=/	SBO# +5V	Snoop Backoff	1
=8 =0	+5V	+5 VDC	4
=9	IRDY#	Initiator Ready	1
	AD17	Address 17	
	GND AD23	Ground	
	C/BE3#	Address 23	
	GND	Command, Byte Enable 3 Ground	
	AD30	Address 30	
	GNT1	Grant 1	
	+5V	+5 VDC	
	GNT4	Grant 4	V
E19		Reserved (3)	
	GND	Ground	
	INTC#	Interrupt C	1
	-12V	-12 VDC	-
	+12V	+12 VDC	
	VBATT		

- 1 = Pullup resistor of 2,7 kOhm on the System Slot (CPU).
- 2 = Pullup resistor of 330 ohm on the System Slot (CPU).
- 3 = Pullup resistor of 4,7 KB ohm, if not supported by the System Slot (CPU).

Module Bus Slot (Middle)

Pin	Name	Description	Note
Α1	+3,3V	+3.3 VDC	
A2	AD2	Address 2	
A3	AD6	Address 6	
A4	GND	Ground	
A5	AD10	Address 10	
A6	AD13	Address 13	
Α7	GND	Ground	
Α8	SDONE	Snoop Done	1
Α9	GND	Ground	
A10	FRAME#	Indicate Address or Data phase	1
A11	AD18	Address 18	
A12	GND	Ground	
A13	+5V	+5 VDC	
A14	AD24	Address 24	
A15	AD27	Address 27	
A16	GND	Ground	
A17	REQ2	Request 2	1
A18	CLKM	·	
A19	CLK1	33 or 66 MHz Clock	
A20	CLK2		
A21	GND	Ground	
A22	CLK3		
A23	CLK4		
A24	+3,3V	+3.3 VDC	
B1	REQ64#	Request 64 ???	1

B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B19 B20 B21		Address 3 +5 VDC Address 8 +3.3 VDC Address 14 Parity +3.3 VDC Stop Command, Byte Enable 2 +3.3 or +5 VDC Address 21 +3.3 VDC +3.3 or +5 VDC Address 28 Address 31 +3.3 VDC Grant 3 Reset Non Maskable Interrupt Reserved (6)	1
	+5V RSTIN# USB+	+5 VDC Universal Serial Bus (USB)(+)	:
C1	ACK64#	Acknowledge 64 ??? Ground	1
C3	GND AD7	Address 7	
C5	AD9 AD11	Address 9 Address 11	
	GND	Ground	
C7	SERR#	System Error	1
	PERR#	Parity Error	1
	DEVSEL# GND	Device Select Ground	1
	AD19	Address 19	
C12	AD22	Address 22	
	GND	Ground	
	AD25 GND	Address 25	
C16	X1	Ground Reserved (1)	
	GNT2	Grant 2	
C18	REQ4	Request 4	1
C19 C20	SLEEP#/SDAT	Sleep/Serial Data (I2C) Reserved (4)	
	INTD#	Interrupt D	1
	INTB#	Interrupt B	1
	+5V	+5 VDC	
	USB-	Universal Serial Bus (USB)(-)	
	AD0 AD4	Address 0 Address 4	
בע	C/REO#	Command, Byte Enable 0	
D4	+3,3V AD12 AD15 V(I/O) LOCK#	+3.3 VDC	
D5	AD12	Address 12	
D0 D7	V(I/O)	Address 15 +3.3 or +5 VDC	
D8	LOCK#	Resource Lock	1
טט	11101#	Test Logic Ready	1
	AD16 AD20	Address 16	
D12		Address 20 +5 VDC	
D13		+5 VDC	

D15 D16 D17	AD26 AD29 REQ1 REQ3 V(I/O)	Address 26 Address 29 Request 1 Request 3 +3.3 or +5 VDC	1
D19 D20 D21	X2 X5 +3,3V	Reserved (2) Reserved (5) +3.3 VDC	
D23	INTA# ICPEN#/SCLK OSC (PWDN)	Interrupt A ICPEN/Serial Clock (I2C)	1 3
E1	AD1 AD5	Address 1 Address 5	
E3	GND	Ground	
L 4	M66EN	Enable 66Mhz PCI-bus	
	GND C/BE1#	Ground Command, Byte Enable 1	
E7	SBO#	Snoop Backoff	1
	+5V	+5 VDC	
	IRDY# AD17	Initiator Ready Address 17	
	GND	Ground	
	AD23	Address 23	
	C/BE3#	Command, Byte Enable 3	
	GND	Ground	
	AD30	Address 30	
	GNT1	Grant 1	
	+5V GNT4	+5 VDC Grant 4	
E19		Reserved (3)	
	GND	Ground	
E21	INTC#	Interrupt C	1
	-12V	-12 VDC	
	+12V	+12 VDC	
E24	VBATT		

1 = Pullup resistor of 2,7 kOhm on the System Slot (CPU).

Card Slot (Middle)

Pin	Name	Description	Note
Α1	+3,3V	+3.3 VDC	
A2	AD2	Address 2	
А3	AD6	Address 6	
Α4	GND	Ground	
A5	AD10	Address 10	
A6	AD13	Address 13	
Α7	GND	Ground	
A8	SDONE	Snoop Done	1
Α9	GND	Ground	
_	FRAME#	Indicate Address or Data phase	1
	AD18	Address 18	
	GND	Ground	
_	+5V	+5 VDC	
	AD24	Address 24	
	AD27	Address 27	
	GND	Ground	
	IDSEL0	IDSEL0	1
_	GND	Ground	
A19	CLK1	33 or 66 MHz Clock	

A21 A22 A23 A24 B1 B2 B3 B4 B5	GND GND GND +3,3V REQ64# AD3 +5V AD8 +3,3V AD14	Ground Ground Ground H3.3 VDC Request 64 ??? Address 3 H5 VDC Address 8 H3.3 VDC Address 14	1
B8 B9 B10 B11 B12 B13 B14 B15 B16 B17 B18	PAR +3,3V STOP# C/BE2# V(I/O) AD21 +3,3V V(I/O) AD28 AD31 +3,3V GND	Parity +3.3 VDC Stop Command, Byte Enable 2 +3.3 or +5 VDC Address 21 +3.3 VDC +3.3 or +5 VDC Address 28 Address 31 +3.3 VDC Ground Boost	1
B20 B21 B22		Reset Non Maskable Interrupt Reserved (6) +5 VDC	:
B24 C1 C2 C3	USB+ ACK64# GND AD7 AD9	Universal Serial Bus (USB)(+) Acknowledge 64 ??? Ground Address 7 Address 9	1
C5 C6 C7 C8 C9 C10 C11	AD11 GND SERR# PERR# DEVSEL# GND AD19 AD22	Address 11 Ground System Error Parity Error Device Select Ground Address 19 Address 22	1 1 1
C13 C14 C15 C16 C17 C18 C19 C20	GND AD25 GND X1 IDSEL1 GND SLEEP#/SDAT	Ground Address 25 Ground Reserved (1) Initialization Device Select 1 Ground Sleep/Serial Data (I2C) Reserved (4) Interrupt D	1
C22 C23 C24 D1 D2 D3 D4 D5 D6	INTB#	Interrupt B +5 VDC Universal Serial Bus (USB)(-) Address 0 Address 4 Command, Byte Enable 0 +3.3 VDC Address 12 Address 15 +3.3 or +5 VDC	1

D9 D10 D11 D12	LOCK# TRDY# AD16 AD20 +5V	Resource Lock Test Logic Ready Address 16 Address 20 +5 VDC	1
D14 D15 D16 D17 D18 D19		+5 VDC Address 26 Address 29 Request 1 Initialization Device Select 2 +3.3 or +5 VDC Reserved (2)	1
D20	X5 +3,3V	Reserved (5) +3.3 VDC	
	INTA#	Interrupt A	1
	ICPEN#/SCLK	ICPEN/Serial Clock (I2C)	3
E1	OSC (PWDN) AD1	Address 1	
	AD5	Address 5	
	GND	Ground	
E4 F5	M66EN	Enable 66Mhz PCI-bus Ground	
E6	GND C/BE1#	Command, Byte Enable 1	
E7	SBO#	Snoop Backoff	1
	+5V	+5 VDC	1
	IRDY# AD17	Initiator Ready Address 17	ı
	GND	Ground	
E12	AD23	Address 23	
	C/BE3#	Command, Byte Enable 3	
	GND AD30	Ground Address 30	
	GNT1	Grant 1	
	+5V	+5 VDC	
E18	GNT4	Grant 4	
E19		Reserved (3)	
	GND INTC#	Ground	1
	-12V	Interrupt C -12 VDC	I
	+12V	+12 VDC	
	VBATT		

1 = Pullup resistor of 2,7 kOhm on the System Slot (CPU).

64-bit PCI (Top)

Pin	Name	Description	Note
A1	GND	Ground	
A2	X10	Reserved (10)	
А3	AD35	Address 35	2
A4	AD38	Address 38	2
A5	AD42	Address 42	2
A6	V(I/O)	+3.3 or +5 VDC	
Α7	V(I/O)	+3.3 or +5 VDC	
A8	AD52	Address 52	2
A9	AD56	Address 56	2
A10	AD60	Address 60	2
A11	AD63	Address 63	2
A12	GND	Ground	
B1	X7	Reserved (7)	

B2	GND	Ground	
	AD36	Address 36	2
	AD30	Address 39	2 2 2 2 2 2 2 2
	AD39 AD43		2
		Address 43	2
	AD46	Address 46	2
	AD49	Address 49	2
B8	AD53	Address 53	2
B9	AD57	Address 57	2
	AD61	Address 61	2
B11	GND	Ground	
B12		Command, Byte Enable 6	2
C1	X8	Reserved (8)	
	AD32	Address 32 ´	2
	GND	Ground	
	AD40	Address 40	2
	AD44	Address 44	2
	GND	Ground	_
	GND	Ground	
		Address 54	2
	AD54		2
	AD58	Address 58	2
	GND	Ground	_
	PAR64	Parity 64 ???	2
	C/BE7#		2
D1	X9	Reserved (9)	
	AD33	Address 33	2
D3	AD37	Address 37	2 2 2 2 2 2
D4	GND	Ground	
D5	AD45	Address 45	2
D6	AD47	Address 47	2
	AD50	Address 50	2
	AD55	Address 55	2
	GND	Ground	_
			2
D11	C/RE4#	Address 62 Command, Byte Enable 4 Reserved (11)	2
D12	V11	Reserved (11)	_
E1	GND	113331134 (11)	
		Ground	2
E2	AD34	Address 34	2
E3	V(I/O)	+3.3 or +5 VDC	_
E4	AD41	Address 41	2
E5	GND	Ground	_
	AD48	Address 48	2
E7	AD51	Address 51	2
	GND	Ground	
E9	AD59	Address 59	2
	V(I/O)	+3.3 or +5 VDC	
	C/BE5#		2
	X12	Reserved (12)	
		\ /	

2 = Pullup resistor of 2,7 kOhm (5V bus system) or 8,2 kOhm (3,3V bus system) on the backplane.

ISA96/AT96 (Bottom)

Pin	Name	Description	Note
Α1	RSTDRV	•	
A2	IRQ9	Interrupt 9	
A3	SD11	Data 11	
A4	SD9	Data 9	
A5	IOCHRDY		1
A6	IOW#	I/O Write	

A7 A8 A9 A10		Address 15 Clock Address 10 Address 7	
A11 A12 B1 B2 B3 B4		Address 2 Data 15 Data 13 Data 3 Data 1	
B5 B6 B7	SMEMW# SA18 SA14 DACK6#		
B10 B11 B12	IRQ3 IOCS16# SA1	Interrupt 3 I/O 16-bit chip select Address 1 Data 7 Data 5	1
C1 C2 C3 C4 C5 C6 C7	SD10 SD8 AEN IOR# SA13 SA11	Data 10 Data 8 Address Enable I/O Read Address 13	
C9	SA11 IRQ5 SA6 SA4 IRQ11	Address 11 Interrupt 5 Address 6 Address 4 Interrupt 11	
D1 D2 D3 D4 D5	SD14 SD12 SD2 SD0	Data 14 Data 12 Data 2 Data 0 System Memory Read	
D6 D7 D8 D9 D10	SA17 REF# IRQ7 SA8	Address 17 Interrupt 7 Address 8	1
D11 D12 E1 E2 E3	BALE SA0 SD6 SD4 OWS	Address 0 Data 6 Data 4	1
E4 E5 E6 E7 E8	SBHE# SA19 SA16 SA12 DRQ6	Address 19 Address 16 Address 12 DMA Request 6	
E9 E10 E11 E12	IRQ4	Interrupt 4 Address 5 Address 3 Interrupt 10	

1 = Pullup resistor must be integrated into the System Slot (CPU).

VMEbus (Bottom)

Pin Name Description



A4 A5 A6 A7	D0 D2 D12 D7 DS1# BR3# AM1	Data 0 Data 2 Data 12 Data 7
A10 A11 A12 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11	A12 A10 BBSY# D10	Address 14 Address 12 Address 10 Data 10 Data 5 Data 15 Address 23 Address 21 Address 19 Address 16 Address 6 Address 4 Address 2 Data 8 Data 3 Data 13
D2 D3 D4 D5 D6	D11 D6 BG3OUT# WR# AM0	Address 13 Address 11 Address 9 Data 1 Data 11 Data 6 Write
D7 D8 D9 D10 D11 D12 E1 E2 E3 E4	AM2 A18 A15 A5 A3 A1 D9 D4 D14 BERR#	Address 18 Address 15 Address 5 Address 3 Address 1 Data 9 Data 4 Data 14 Bus Error
E5 E6 E7 E8 E9 E10 E11 E12	AM5 A22 A20 A17 A7 IRQ5# IRQ3# A8	Address 22 Address 20 Address 17 Address 7 Interrupt 5 Interrupt 3 Address 8

ECB (Bottom)

Pin A1 A2 A3 A4 A5 A6	Name D5 D2 A4 A7 BAI 2F	Description Data 5 Data 2 Data 4 Address 7
A7 A8 A9	A10 INT# VCMOS	Address 10
A11 A12 B1 B2 B3	PWRCLR# A13 RESET# D0 D4 A1 WAIT#	Address 13 Reset Data 0 Data 4 Address 1
B5 B6	A17	Address 17
B7 B8	n/c DMARDY	Not connected
B9	RD# IORQ#	Read
B12 C1 C2 C3 C4 C5 C6 C7 C8	n/c D6 A0 A5 A16 A18 BAO M1# WR#	Not connected Data 6 Address 0 Address 5 Address 16 Address 18
C9 C10 C11 C12 D1 D2 D3 D4	n A12 A9 n/c D7 A2 A8	Address 12 Address 9 Not connected Data 7 Address 2 Address 8
D5 D6 D7 D8 D9 D10	BUSRQ# A19 A11 NMI# PF HALT# RFSH#	Address 19 Address 11 Non Maskable Interrupt
D11 D12 E1 E2 E3 E4		Not connected Data 3 Address 3 Address 6
E4 E5 E6 E7 E8	D1 A14 n/c n/c	Data 1 Address 14 Not connected Not connected

E9 **DESLCT#**

E10 A15 Address 15

E11 BUSAK#

Not connected

SMP16 (Bottom)

	`	,
Pin A1 A2 A3 A4	IRQ0# D11 D9	Description Non Maskable Interrupt Interrupt 0 Data 11 Data 9
A6 A7 A8 A9 A10 A11 A12 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10	TC/EOP# A2 D15 D13 D3 D1 MEMW# A18 A14 DACKx# A9 IRQ3# IOCS16# A1	Address 15 Address 10 Address 7 Address 2 Data 15 Data 13 Data 3 Data 1 Address 18 Address 14 Address 9 Interrupt 3 Address 1 Data 7 Data 5
C4 C5 C6	D3 D10 D8 BUSEN IOR# A13	Data 5 Data 10 Data 8 Address 13
C8 C9 C10 C11	A11 IRQ1# A6 A4 IRQ4# D14 D12 D2 D0 MEMR#	Address 13 Interrupt 1 Address 6 Address 4 Interrupt 4 Data 14 Data 12 Data 2 Data 0
D6 D7 D8 D9 D10	A17 INTA# INT# A8 MECS16#	Address 17 Address 8
D11 D12 E1 E2 E3 E4	ALE A0 D6 D4 MMIO# BHEN	Address 0 Data 6 Data 4

E5	A19	Address 19
E6	A16	Address 16
E7	A12	Address 12
E8	DRQx#	
_ ^	1000"	

E9 IRQ2# Interrupt 2 E10 A5 Address 5 E11 A3 Address 3 E12 IRQ5# Interrupt 5

Floppy/EIDE (Bottom)

E1	GND	Ground
E2	GND	Ground
E3	IDECS1P#	IDE?
E4	IDEA1	IDE?
E5	IDEDAKP#	IDE?
E6	IDEIORDY	IDE ?
E7	IDED0	IDE Data 0
E8	IDED12	IDE Data 12
E9	IDED9	IDE Data 9
E10	IDED5	IDE Data 5
E11	GND	Ground
F12	CND	Ground

SCSI (Bottom)

	_	,
Pin	Name	Description
A1 A2 A3 A4	TERM GND I/O# REQ#	Ground
A5 A6 A7 A8 A9 A10	ATN# D8 D9 D10 D2 D4	Data 8 Data 9 Data 10 Data 2 Data 4
A11 A12	DP0 GND	Ground
B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 C1 C2 C3 C4	TERM GND GND GND GND GND GND GND GND GND GND	Ground
C5 C6 C7 C8 C9 C10 C11 C12	GND	Data 12 Data P1 Data 13 Data 1 Data 5 Data 7 Ground
D1 D2 D3 D4 D5 D6 D7 D8	TERM GND GND GND GND GND GND GND	Ground Ground Ground Ground Ground Ground Ground

Ground
Ground
Ground
Ground
Ground
Data 14
Data 15
Data 11
Data 0
Data 3
Data 6
Ground

Contributor: Joakim Ögren , Rob Gill <gillr@mailcity.com>

Sources: IndustrialPCI page http://www.sips.com/ipci.htm at Standard Industrial PC Systems's (SIPS) homepage http://www.sips.com

Please send any comments to Joakim Ögren.

SmallPCI (SPCI)

PCI=Peripheral Component Interconnect.
SmallPCI is a version of PCI adapted for small computers and PDAs.



(At the motherboard)



(At the device)

UNKNOWN CONNECTOR at the motherboard. UNKNOWN CONNECTOR at the device.

I don't have any technical information about SmallPCI at the moment. If you have any information of value please send it to me.

The specifications can be obtained from:

PCI Special Interest Group 2575 NE Kathryn St. #17 Hillsboro, OR 97124 Phone: 1-800-433-5177 Fax: 1-503-693-8344

Contributor: Joakim Ögren

Source: ?

Info: SmallPCI overview http://www.pcisig.com/current/smallpci.html at PCI Special Interest Group's homepage http://www.pcisig.com



Miniature Card

Developed by Intel. Miniature Card is a memory-only expansion card.

????


(At the device)

? **?** ?

(At the card)

UNKNOWN CONNECTOR at the device. UNKNOWN CONNECTOR at the card.

Pin	Name	Description	Dir
1	A18	Address Bus	\leftarrow
2	A16	Address Bus	-
3	A14	Address Bus	-
4	Vccr	Voltage Refresh	-
5	CEH#	Card Enable High Byte	\leftarrow
6	A11	Address Bus	-
7	A9	Address Bus	—
8	A8	Address Bus	—
9	A6	Address Bus	-
10	A5	Address Bus	—
11	A3	Address Bus	—
12	A2	Address Bus	—
13	A0	Address Bus	-
14	RAS#	Row Address Strobe	-
15	A24	Address Bus	-
16	A23	Address Bus	_
17	A22	Address Bus	_
18	OE#	Output Enable	*
19	D15	Data Bus	#
20	D13	Data Bus	#
21 22	D12	Data Bus	π
23	D10 D9	Data Bus Data Bus	Ξ
24	D9	Data Bus	\mathbf{I}
25	D2	Data Bus	\mathbf{I}
26	D4	Data Bus	$\mathbf{\pi}$
27	RFU	Reserved for future use	-
28	D7	Data Bus	4
29	SDA	Serial Data and Address	4
30	SCL	Serial Clock	-
31	A19	Address Bus	-
32	A17	Address Bus	•
33	A15	Address Bus	—
34	A13	Address Bus	•
35	A12	Address Bus	-
36	RESET#		—
37	A10	Address Bus	-
38	VS1#	Voltage Sense 1	\rightarrow
39	A7	Address Bus	-
40	BS8#	Bus Size 8	-
41	A4	Address Bus	-



The following three is separate:

Name Description Dir

GND Ground VCC Power

CINS# Card Insertion →

Note: Direction is card relative device.

Contributor: Joakim Ögren

Source: Minicature Card v1.1 spec http://www.mcif.org/spec.html at Miniature Card Implementers Forum's homepage http://www.mcif.org/spec.html

Please send any comments to Joakim Ögren.

BETA RELEASE

Miniature Card (Technical)

This section is currently based solely on the Miniature Card specification v1.1.

Signal Descriptions:

A0-A24

Address A0 to A24 are the address bus lines that can address up to 32 Mwords (64 MBytes). The Miniature Card specification does not require the Miniature Card to decode the upper address lines. A 2 Mbyte Miniature Card that does not decode the upper address lines would repeat its address space every 2 Mbytes. Address 0h would access the same physical location as 200000h, 400000h, 600000h, etc.

D0-D15

Data lines D0 through D15 constitute the data bus. The data bus is composed of two bytes, the low byte D[7:0] and the high byte D[15:8].

OE#

OE# indicates that the current bus cycle is a read cycle.

WE#

WE# indicates that the current bus cycle is a write cycle.

VS1#

Voltage Sense 1 signal. The card grounds this signal to indicate it can operate at 3.3 Volts. This signal must either be connected to card GND or left open.

VS2#

Voltage Sense 2 signal. The card grounds this signal to indicate it can operate at x.x Volts (the value to be determined at a later date). This signal must either be connected to card GND or left open.

CEL#

CEL# enables the low byte of the data bus (D[7:0]) on the card. This signal is not used in DRAM cards.

CEH#

CEH# enables the high byte of the data bus (D[15:8]) on the card. This signal is not used in DRAM cards.

RAS#

RAS# strobes in the row address for DRAM cards.

CASL#

CASL# strobes in the low byte column address for DRAM cards.

CASH#

CASH# strobes in the high byte column address for DRAM cards.

RESET#

RESET# controls card initialization. When RESET# transitions from a low state to a high state, the Miniature Card must reset to a predetermined state.



BUSY#

BUSY# is a signal generated by the card to indicate the status of operations within the Miniature Card. When BUSY# is high, the Miniature Card is ready to accept the next command from the host. When BUSY# is low, the Miniature Card is busy and unable to accept some data operations from the host. For example, in Flash Miniature Cards the BUSY# signal is tied to the components RY/BY# signal. However, ROM Miniature Cards would always drive BUSY# high since the host will always be able to read from a ROM Miniature Card.

Vccr

Vccr provides a low current (refresh) voltage supply. Vccr is a feature used by DRAM Miniature Cards to "self-refresh" during "sleep" mode.

SDA

I2C: Serial Data/Address.

SCL

I2C: Serial Clock are used to read the attribute information structure (AIS) from the serial EEPROM in a DRAM card.

CD#

CD# is a grounded interface signal. After a Miniature Card has been inserted, CD# will be forced low. The card detect signal is located in the center of the second row of interface signals, and should be one of the last interface signals to connect to the host. Do not confuse CD# with CINS#. CINS# is an early card detect that is one of the first signals to connect to the host.

BS8#

BS8# is a signal driven by the host to indicate if the data bus is x8 or x16. An 8-bit host must drive BS8# low and tie the high byte data bus D[15:8] to the low byte data bus D[7:0]. A 16-bit host must drive this signal high.

GND

Ground

Vcc

Vcc is used to supply power to the card.

CINS#


CINS# is a grounded signal on the front of the Miniature Card that can be used for early detection of a card insertion. CINS# makes contact on the host when the front of the card is inserted into the socket, before the interface signals connect.

Contributor: Joakim Ögren

Source: Minicature Card v1.1 spec http://www.mcif.org/spec.html at Miniature Card Implementers Forum's homepage http://www.mcif.org/spec.html at Miniature Card Implementers Forum of the spec.html http://www.mcif.org/spec.html at Miniature Card Implementers Forum of the spec.html http://www.mcif.org/spec.html at Miniature Card Implementers Forum of the spec.html http://www.mcif.org/spec.html at Miniature Card Implementers Forum of the spec.html http://www.mcif.org/spec.html at Miniature Card Implementers Forum of the spec.html http://www.mcif.org/spec.html at Miniature Card Implementers Forum of the spec.html http://www.mcif.org/spec.html at Miniature Card Implementers Forum of the spec.html http://www.mcif.org/spec.html at Miniature Card Implementers Forum of the spec.html http://www.mcif.org/spec.html at Miniature Card Implementers Forum of the spec.html <a hre

NuBus

Available on old Apple Macintosh computers and on NeXT computers. Standard: IEEE 1196, "Nubus-A simple 32-bit backplane bus". Texas Instruments owns the standard today.



UNKNOWN CONNECTOR at the card. UNKNOWN CONNECTOR at the computer.

Row A

Pin	Name	Description
1	-12 V	-12 VDC
123456789111234567890112345678901222222222222222222222222222222222222	-12 V - /SPV /SP /TM1 /AD1 /AD3 /AD5 /AD7 /AD17 /AD13 /AD17 /AD19 /AD21 /AD23 /AD25 /AD27 /AD29 /AD31 GND GND /ARB1 /ARB3 /ID1 /ID3 /ACK	-12 VDC Address/Data 1 Address/Data 3 Address/Data 5 Address/Data 7 Address/Data 11 Address/Data 13 Address/Data 15 Address/Data 15 Address/Data 21 Address/Data 21 Address/Data 23 Address/Data 25 Address/Data 27 Address/Data 29 Address/Data 31 Ground Ground
28 29 30	/ACK +5 V /RQST	+5 VDC
31 32	/NMRQ +12 V	+12 VDC

Row B

Pin Name Description
1 -12 V -12 VDC

```
2
   GND
          Ground
3
4
5
6
7
   GND
          Ground
   +5 V
          +5 VDC
   +5 V
+5 V
          +5 VDC
          +5 VDC
   +5 V
          +5 VDC
8
9
          Reserved?
          Reserved?
10
          Reserved?
11
          Reserved?
   GND
          Ground
   GND
   GND
   GND
          Ground
   GND
          Ground
   GND
          Ground
24
          Reserved?
25
          Reserved?
26
27
          Reserved?
          Reserved?
28
   +5 V
          +5 VDC
   +5 V
29
          +5 VDC
   GND
          Ground
   GND
          Ground
```

Row C

25 /ARB2

+12 V

Pin	Name	Description
1	/RESET	Reset
2	-	
3	+5 V	+5 VDC
4	+5 V	+5 VDC
5	/TM0	
6	/AD0	Address/Data 0
7	/AD2	Address/Data 2
8	/AD4	Address/Data 4
9	/AD6	Address/Data 6
10	/AD8	Address/Data 8
11	/AD10	Address/Data 10
12	/AD12	Address/Data 12
13	/AD14	Address/Data 14
14	/AD16	Address/Data 16
15	/AD18	Address/Data 18
16	/AD20	Address/Data 20
17	/AD22	Address/Data 22
18	/AD24	Address/Data 24
19	/AD26	Address/Data 26
20	/AD28	Address/Data 28
21	/AD30	Address/Data 30
22	GND	Ground
23	/PFW	
24	/ARB0	

26 /ID0 27 /ID2

28 /START


29 +5 V +5 VDC 30 +5 V +5 VDC 31 GND Ground 32 /CLK Clock

Contributor: Joakim Ögren, Karsten Wenke <Karsten.Wenke@t-online.de>, Michael Van den Acker <rdsmv@huntsman.cse.rmit.edu.au>, Godel? <godel@CS.McGill.CA>

Source: ?

NuBus 90

Available on old Apple Macintosh computers.



UNKNOWN CONNECTOR at the card. UNKNOWN CONNECTOR at the computer.

Row A

Pin	Name	Description
1	-12 V	-12 VDC
2	SB0	
3	/SPV	
4	/SP	
5	/TM1	
6	/AD1	Address/Data 1
7	/AD3	Address/Data 3
8	/AD5	Address/Data 5
9	/AD7	Address/Data 7
10	/AD9	Address/Data 9
11	/AD11	Address/Data 11
12	/AD13	Address/Data 13
13	/AD15	Address/Data 15
14	/AD17	Address/Data 17
15	/AD19	Address/Data 19
16	/AD21	Address/Data 21
17	/AD23	Address/Data 23
18	/AD25	Address/Data 25
19	/AD27	Address/Data 27
20	/AD29	Address/Data 29
21	/AD31	Address/Data 31
22	GND	Ground
23	GND	Ground
24	/ARB1	
25	/ARB3	
26	/ID1	
27	/ID3	
28	/ACK	5 V/D O
29	+5 V	+5 VDC
30	/RQST	
31	/NMRQ	140 VDC
32	+12 V	+12 VDC

Row B

Pi	n Name	Description
1	-12 V	-12 VDC
2	GND	Ground
3	GND	Ground

4 5 6 7 8	+5 V +5 V +5 V +5 V /TM2 /CM0 /CM1	+5 VDC +5 VDC +5 VDC +5 VDC
10 11 12 13 14 15 16 17 18 19 20 21 22 23	/CM2 GND GND GND GND GND GND GND GND GND GND	Ground Ground Ground Ground Ground Ground Ground Ground Ground Ground
25 26 27 28 29 30 31 32	STDBYPWR /CLK2XEN /CBUSY +5 V +5 V GND GND +12 V	+5 VDC +5 VDC Ground Ground +12 VDC

Row C

Pin	Name	Description
1	/RESET	Reset
2	SB1	
3	+5 V	+5 VDC
4	+5 V	+5 VDC
5	/TM0	
6	/AD0	Address/Data 0
7	/AD2	Address/Data 2
8	/AD4	Address/Data 4
9	/AD6	Address/Data 6
10	/AD8	Address/Data 8
11	/AD10	Address/Data 10
12	/AD12	Address/Data 12
13	/AD14	Address/Data 14
14	/AD16	Address/Data 16
15	/AD18	Address/Data 18
16	/AD20	Address/Data 20
17	/AD22	Address/Data 22
18	/AD24	Address/Data 24
19	/AD26	Address/Data 26
20	/AD28	Address/Data 28
21	/AD30	Address/Data 30
22	GND	Ground
23	/PFW	O. Carra
24	/ARB0	
25	/ARB2	
26	/ID0	
27	/ID2	
_'	,.02	

28 /START

29 +5 V +5 VDC 30 +5 V +5 VDC 31 GND Ground 32 /CLK Clock

Contributor: Joakim Ögren, Karsten Wenke <Karsten.Wenke@t-online.de>

Source: ?

Zorro II



(At the A2000)

86 PIN EDGE CONNECTOR at the A2000.

None: All of my X's suddenly disappeared. I have now put them back again. I hope the table is correct. Please contact me if not. I don't remember where I found this information.

Pin	A500			A2000B		Description
1	X X X X X X	X X	X X X X X X	X X	GND	Ground
2 3	X	X	X	X	GND	Ground
3	Χ	Χ	Χ	Χ	GND	Ground
4 5 6 7	Χ	Χ	Χ	X X X X	GND	Ground
5	Χ	X X X	Χ	Χ	+5V	+5 Volts DC
6	Χ	Χ	Χ	Χ	+5V	+5 Volts DC
7	X	X	X	X	n/c	
8	X	X	X	X	-5V	-5 Volts DC
9	X	X	^	^	n/c	3 VOII3 DO
9	^	^	V	V		28MHz Clock
40	V	V	X X	X X	28CLOCK	
10	X X	X X	X	X	+12V	+12 Volts DC
11	Χ	Χ			n/c	
			Χ	X	/COPCFG	Configuration Out
12	Χ	Χ	Χ	Χ	CONFIG IN, Grounded	
13	Χ	Χ	Χ	X	GND	Ground
14	X X X	X X X	Χ	X	/C3	C3 Clock
15	X	X	X	X	CDAC	Clock
16	X	X	X X X X X X X	X X X X X X X	/C1	C1 Clock
17	Y	Y	Y	Ŷ	/OVR	OT CIOCK
	X X X	X X X	$\hat{\vee}$	$\hat{\mathbf{v}}$		Doody
18	^	^	A	X	RDY	Ready
19	X	X	X	X	/INT2	Interrupt 2
20	Χ	Χ			/PALOPE	
			X		n/c	
				X	/BOSS	
21 22	X X	X X X X X	X X X	X X	A5	Address 5
22	Χ	Χ	X	Χ	/INT6	Interrupt 6
23	Χ	Χ	X	Χ	A6	Address 6
24 25	Χ	X	Χ	Χ	A4	Address 4
25	X	X	X	X	GND	Ground
26	X X X	X	X X X X X X X X	X X X X	A3	Address 3
27	Y	Ŷ	Ŷ	Ŷ	A2	Address 2
20	^ V	^ V	^ V	$\stackrel{\wedge}{\vee}$	A 7	
28	^	N V	A	X	A7	Address 7
29	X X X X	X X X X	X	X X X	A1	Address 1
30	X	X	X	X	A8	Address 8
31	X	X	Χ	X	FC0	Processor status 0
32	X	X	Χ	Χ	A9	Address 9
33	X	X	X	Χ	FC1	Processor status 1
34	X	Χ	Χ	Χ	A10	Address 10
35	X	X	X	X	FC2	Processor status 2
36	X	X	X	X	A11	Address 11
37	X X X X X	X	X	X X X	GND	Ground
38	Y	Y	Y	Y	A12	Address 12
	$\hat{\lor}$	^ V	^ V	Λ V	A12	
39	X	X X X	X X X X X X X X	X X X	A13	Address 13
40	X	Λ V	Λ V	Λ V	/IPL0	A 11 44
41	X	X	X	X	A14	Address 14
42	Χ	Χ	X	Χ	/IPL1	

43	X	X	X	X	A15	Address 15
44 45	X	X	X	X	/IPL2	A ddroop 1C
45 46	X X	X X	X X	X X	A16 /BEER	Address 16 Bus Error
40 47	X	X	X	X	A17	Address
48	X	X	X	X	/VPA	Address
49	X	X	X	X	GND	Ground
50	Χ	Χ	Χ	Χ	ECLK	E Clock
51	Χ	Χ	Χ	Χ	/VMA	
52	X	X	X	X	A18	Address 18
53	X	X	X	X	RST	Reset
54 55	X	X	X	X	A19	Address 19
55 56	X X	X X	X X	X X	/HLT A20	Halt Address 20
57	X	X	X	X	A20 A22	Address 22
58	X	X	X	X	A21	Address 21
59	X	X	X	X	A23	Address 23
60	X	X	, ,		/BR	7 1.00.000 =0
			Χ	Χ	/CBR	
61	Χ	Χ	Χ	Χ	GND	Ground
62	X	X	X	X	/BGACK	
63	X	X	Χ	Χ	D15	Data 15
64	X	X	V	V	/BG	
65	Χ	Х	X X	X X	/CBG D14	Data 14
66	X	X	X	X	/DTACK	Data 14
67	X	X	X	X	D13	Data 13
68	X	X	X	X	R/W	Read/Write
69	X	X	X	X	D12	Data 12
70	Χ	Χ	Χ	Χ	/LDS	
71	X	X	X	X	D11	Data 11
72	X	X	X	X	/UDS	
73	X	X	X	X	GND	Ground
74 75	X X	X X	X X	X X X	/AS D0	Data 0
76	X	X	X	X	D10	Data 10
77	X	X	X	Ŷ	D1	Data 1
78	X				D9	Data 9
79	Χ	X X	X	X	D2	Data 2
80	Χ	Χ	X	X X X	D8	Data 8
81	Χ	Χ	X X X X	Χ	D3	Data 3
82	X	X	X	X	D7	Data 7
83	X	X	X	X	D4	Data 4
84	X	X	X	X	D6	Data 6
85 86	X X	X X X	X	X X	GND D5	Ground Data 5
OU	^	^	^	٨	טט	Data 5

Contributor: Joakim Ögren

Source: ?

Zorro II/III

? **?** ?

(At the computer)

100 PIN EDGE CONNECTOR at the computer.

Pin	Physical Name	Zorro II Name	Zorro III Address Phase	
	/CFGINn Ground /C3 CDAC /C1 /CINH /MTCR /INT2 -12VDC A5 /INT6 A6 A4 Ground A3 A2 A7 /LOCK AD8 FC0 AD9 FC1 AD10 FC2 AD11 Ground AD12 AD13 Reserved AD14 Reserved AD15 Reserved	/C1 Clock /OVR XRDY /INT2 -12VDC A5 /INT6 A6 A4 Ground A3 A2 A7 A1 A8 FC0 A9 FC1 A10 FC2 A11 Ground A12 A13 (/EINT7) A14 (/EINT5) A15 (/EINT4)	Ground Ground Ground H5VDC H5VDC H5VDC H5VDC H12VDC KSLAVEN H12VDC KFGOUTN KFGOUTN KCFGINN Ground KC3 Clock KCINH KINT2 H12VDC A5 KINT6 A6 A4 KINT6 A6 A4 KFCO A9 KC1 A10 KC2 A11 KC0 KC1	Data Phase Ground Ground Ground H5VDC H5VDC H5VDC H5VDC KSLAVEN H12VDC KGGOUTN KGROUND KCT Clock CINH KINT2 H12VDC A5 KINT6 A6 A4 Ground A3 A2 A7 KLOCK D0 FC0 D1 FC1 D2 FC2 D3 Ground D4 D5 Reserved D7 Reserved D7 Reserved
45	AD16	A16	A16	D8

BETA RELEASE

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore



Amiga 1200 CPU-port

³, **3**, ³

(At the computer)

UNKNOWN CONNECTOR at the computer.

Pin 1 2 3 4 5 6 7	Name n/c n/c n/c n/c n/c n/c n/c n/c n/c	Description Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved
8 9 10 11 12 13 14 15 16 17 18 19 20 21	n/c GND +5V A23 A22 A21 A20 A19 A18 A17 A16 GND +5V A15	Reserved Ground +5 Volts DC Address 23 Address 22 Address 21 Address 20 Address 19 Address 18 Address 17 Address 16 Ground +5 Volts DC Address 15
22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38	A14 A13 A12 A11 A10 A9 A8 GND +5V A7 A6 A5 A4 A3 A2 A1	Address 14 Address 13 Address 12 Address 11 Address 10 Address 9 Address 8 Ground +5 Volts DC Address 7 Address 6 Address 5 Address 5 Address 4 Address 2 Address 1 Address 0
39 40 41 42 43 44 45 46 47 48 49	GND +5V D31 D30 D29 D28 D27 D26 D25 D24 GND	Ground +5 Volts DC Data 31 Data 30 Data 29 Data 28 Data 27 Data 26 Data 25 Data 24 Ground

109 n/c

50 51 52 53 54 55 56 57 58	+5V D23 D22 D21 D20 D19 D18 D17	+5 Volts DC Data 23 Data 22 Data 21 Data 20 Data 19 Data 18 Data 17 Data 16
59 60 61 62 63 64 65 66 67 68 69	GND +5V D15 D14 D13 D12 D11 D10 D9 D8 GND	Ground +5 Volts DC Data 15 Data 14 Data 13 Data 12 Data 11 Data 10 Data 9 Data 8 Ground
70 71 72 73 74 75 76 77 78 79 80	+5V D7 D6 D5 D4 D3 D2 D1 D0 GND +5V	+5 Volts DC Data 7 Data 6 Data 5 Data 4 Data 3 Data 2 Data 1 Data 0 Ground +5 Volts DC
87 88 89 90 91	/IPL2 /IPL1 /IPL0 n/c /RST /HLT n/c n/c SIZE1 SIZE0 /AS	Reserved Reset Halt Reserved Reserved Address Strobe
100	/DS R/W /BERR n/c /AVEC /DSACK1 /DSACK2 CPUCKLA ECLOCK GND	Data Strobe Read/Write Bus Error Reserved EClock pulse Ground
102 103 104 105	+5V FC2 FC1 FC0 /RMC n/c	+5 Volts DC Processor Status 2 Processor Status 1 Processor Status 0 Reserved Reserved

Reserved

110 n/c Reserved
111 /BR Slot specific Bus Arbitration
112 /BG Slot specific Bus Arbitration
113 n/c Reserved
114 /BOSS

115 /FPUCS FPU Chip select 116 /FPUSENSE FPU Sense

117 CCKA 118 /RESET Reset 119 GND Ground 120 +5V +5 Volts DC

121 /NETCS 122 /SPARECS

123 /RTCCS Realtime Clock Chip select

124 /FLASH 125 /REG 126 /CCENA 127 /WAIT

128 /KBRESET Keyboard reset 129 /IORD IO Read 130 /IOWR IO Write 131 /OE Output enable

132 /WE

133 /OVR /DTACK Override 134 XRDY External Ready

135 /ZORRO

136 /WIDE

137 /INT2 Interrupt level 2 138 /INT6 Interrupt level 6 139 GND Ground

140 +5V +5 Volts DC 141 SYSTEM1 System1 Ground 142 SYSTEM0 System0 Ground

143 /xRxD 144 /xTxD

145 /CONFIG OUT

146 AGND Audio Ground 147 ALEFT Audio Left 148 ARIGHT Audio Right 149 +12V +12 Volts DC 150 -12V -12 Volts DC

Contributor: Joakim Ögren

Source: ?

Amiga 1000 Ramex



(At the computer)

60 PIN EDGE CONNECTOR (.156") at the computer.

1 2 3 4 5 6 7 8 9 1 1 1 1 2 3 4 5 6 7 8 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Name GND D15 +5V D12 GND D11 +5V D8 GND D7 +5V D4 GND D3 +5V D0 GND DRA4 DRA5 DRA6	Description Ground Data 15 +5 Volts DC Data 12 Ground Data 11 +5 Volts DC Data 8 Ground Data 7 +5 Volts DC Data 4 Ground Data 3 +5 Volts DC Data 0 Ground
23 24 25 26 27 28	GND GND	Ground Ground Ground +5 Volts DC +5 Volts DC
ABCDEFHJKLMNPRSTUV	GND D14 +5V D13 GND D10 +5V D9 GND D6 +5V D5 GND D2 +5V D1 GND DRA3	Ground Data 14 +5 Volts DC Data 13 Ground Data 10 +5 Volts DC Data 9 Ground Data 6 +5 Volts DC Data 5 Ground Data 2 +5 Volts DC Data 1 Ground

W DRA2 X DRA1 Y DRA0 Z GND AA /RRW Ground **BB GND** Ground Ground CC GND DD /CASU1 **EE GND** Ground FF /CASL1 HH +5V +5 Volts DC +5V +5 Volts DC Contributor: Joakim Ögren

Source: ?

Video Expansion (Amiga)



(At the computer)

36+54 PIN EDGE CONNECTOR at the computer.

Pin 1 2 3 4 5 6 7 8 9 10 11 2 3 14 5 6 7 8 9 10 11 2 3 14 5 6 7 8 9 10 11 2 3 14 5 6 7 8 9 3 10 11 2 3 14 5 6 7 8 9 3 10 11 2 3 14 5 6 7 8 9 10 11 2 10 10 10 10 10 10 10 10 10 10 10 10 10	Name RGB16 RGB17 LINELF LINERT C28D +5V ARED +5V ARED +5V AGREEN GND CSYNC ABLUE /XCLKEN GND BURST /C4 GND HSYNC RGB4 GND /HSYNC RGB4 GND RGB7 /VSYNC RGB15 BLANK RGB23 /PIXELSW -5V GND /XCLK /C1 +5V PSTROBE	± † † † † † † † † † † † † † † † † † † †	Description Red Bit 0 Red Bit 1 Audio Line Out Left Audio Line Out Right Pixel-Synchronous Clock +5 Volts DC (1 A) Analog Red +5 Volts DC (1 A) Digital Ground +12 Volts DC (40 mA) Analog Green Digital Ground Composite Sync Analog Blue Genlock Clock Enable Digital Ground Burst Gate 3.55/3.58 MHz Clock Digital Ground Digital Ground Digital Ground Burst Gate 3.55/3.58 MHz Clock Digital Ground Blue Bit 4 Digital Ground Blue Bit 7 Vertical Sync (47 Ohm) Green Bit 7 Video Blank Red 7 Genlock Overlay (47 Ohm) -5 Volts DC Digital Ground Genlock Clock C1 Clock +5 Volts DC (1 A) Printer Port Handshake
1 2 3 4 5 6 7 8 9 10 11	GND RGB20 RGB21 RGB22 GND RGB12 RGB13 RGB14 GND RGB5 RGB6 GND	*** *** **	Digital Ground Red Bit 4 Red Bit 5 Red Bit 6 Digital Ground Green Bit 4 Green Bit 5 Green Bit 6 Digital Ground Blue Bit 5 Blue Bit 6 Ground

13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36	SOG TBASE CDAC PPOUT /C3 PBUSY /LPEN /PACK PSEL GND PPD0 PPD1 PPD2 PPD3 PPD4 PPD5 PPD6 PPD7 /LED GND RAWLF AGND RAWRT AGND	111111111 1111111 1 1	Sync-On-Green Indicator 50/60 Hz Software Clock Timebase 7.09/7.16 MHz Clock Printer Port Paper Out 3.55/3.58 MHz Clock Printer Port Busy Light Pen Input Printer Port Acknowledge Handshake Printer Port Select Digital Ground Printer Port Data Bit 0 Printer Port Data Bit 1 Printer Port Data Bit 2 Printer Port Data Bit 3 Printer Port Data Bit 4 Printer Port Data Bit 5 Printer Port Data Bit 6 Printer Port Data Bit 7 LED (Audio filter bypass) Setting Digital Ground Raw (Unfiltered) Audio Left Audio Ground Raw (Unfiltered) Audio Right Audio Ground
37 38 39	n/c n/c GND	-	Reserved for future expansion Reserved for future expansion Digital Ground
40 41 42	GND n/c n/c	-	Digital Ground Reserved for future expansion Reserved for future expansion
43	GND	-	Digital Ground
44	GND		Digital Ground
45	RGB18	\exists	Red Bit 2
46	RGB19		Red Bit 3
47	RGB8		Green Bit 0
48	RGB9	\Rightarrow	Green Bit 1
49	RGB10		Green Bit 2
50 51	RGB11 RGB0	=	Green Bit 3 Blue Bit 0
52	RGB1	\exists	Blue Bit 1
53	RGB2		Blue Bit 2
54	RGB3		Blue Bit 3

Note: Direction is Motherboard relative Card. Note: Do not mix analog & digital grounds.

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

CD32 Expansion-port

? **?** ?

(At the computer)

UNKNOWN 182 PIN CONNECTOR (SAME AS MCA) at the computer.

_		
Pin 12345678911123456789011234567890123456789012345678901234567890123	Name A31 A30 A29 A28 A27 A26 A25 A24 DGND VCC A23 A22 A21 A20 A19 A18 A17 A16 DGND VCC A15 A14 A13 A12 A11 A10 A9 A8 DGND VCC A7 A6 A5	Description Address 31 Address 30 Address 29 Address 28 Address 27 Address 26 Address 25 Address 24 Data Ground +5 VDC Address 21 Address 22 Address 21 Address 20 Address 20 Address 19 Address 18 Address 17 Address 16 Data Ground +5 VDC Address 15 Address 15 Address 14 Address 13 Address 12 Address 11 Address 12 Address 11 Address 10 Address 9 Address 8 Data Ground +5 VDC Address 8 Data Ground +5 VDC Address 7 Address 7 Address 6 Address 5
14 15		
18		Address 16
	DGND	
20 21		
22	A14	Address 14
23		
24 25		
25 26		
27	A9	Address 9
28		
29 30		
31	A7	
32	A6	Address 6
33	A5	Address 5
34 35	A4 A3	Address 4 Address 3
36	A2	Address 2
37 38 39	A1	Address 1
38 20	A0 DCND	Address 0
39 40	DGND VCC	Data Ground +5 VDC
41	D31	Data 31
42	D30	Data 30
43 44	D29 D28	Data 29
44 45	D26 D27	Data 28 Data 27
46	D26	Data 26
47	D25	Data 25
48 49	D24 DGND	Data 24 Data Ground
43	טאוטט	Dala GIUUIIU

Comment

Probably not connected since 68EC020 Probably not connected since 68EC020

50 51 52 53 55 55 56 57 58 59 60 61 62 63 64 65 66 67 67 77 77 77 77 77 77 77 77 77 77	VCC D23 D22 D21 D20 D19 D18 D17 D16 DGND VCC D15 D14 D13 D12 D11 D10 D9 D8 DGND VCC D7 D6 D5 D4 D3 D2 D1 D0 DGND VCC /IPL2 /IPL1 /IPL0	+5 VDC Data 23 Data 22 Data 21 Data 20 Data 19 Data 18 Data 17 Data 16 Data Ground +5 VDC Data 15 Data 14 Data 13 Data 12 Data 11 Data 10 Data 9 Data 8 Data Ground +5 VDC Data 7 Data 6 Data 5 Data 4 Data 3 Data 2 Data 1 Data 0 Data Ground +5 VDC Interrupt Priority Level 2 Interrupt Priority Level 1 Interrupt Priority Level 0	
84 85 86 87 88 89	/RST /HALT /ECS /OCS SIZE1	Reset Halt ECS?? OCS?? Size 1	Indicates number of bytes remaining to transfer
90	SIZE0	Size 0	Indicates number of bytes remaining to transfer
91 92 93 94 95	/AS /DS /R/W /BERR	Address Strobe Data Strobe Read/Write Bus Error	
96	/AVEC	Autovector Req	Autovector request during interrupt acknowledge
97 98 99 100	/DSACK1 /DSACK0 CPUCLK_A	Data Ack 1 Data Ack 0	Data trasnfer and size acknowledge Data transfer and size acknowledge
101 102 103 104	DGND VCC FC2 FC1 FC0	Data Ground +5 VDC Function Codes 2 Function Codes 1 Function Codes 0	

107 108 109 110 111 /CPU_BR 112 /EXP_BG 113 /CPU_BG 114 /EXP_BR 115 116	CPU bus request?? Expansion bus granted?? CPU bus granted?? Expansion bus request??	
117 /PUNT 118 /RESET 119 /INT2 120 /INT6 121 /KB_CLOCK 122 /KB_DATA 123 /FIRE0 124 /FIRE1 125 /LED 126 /ACTIVE 127 /RXD 128 /TXD 129 /DKRD 130 /DKWD	68020 RESET Interrupt 2 Interrupt 2 Keyboard clock Keyboard data Fire Button 0?? Fire Button 1?? Power On LED ?? Disk active LED Serial Receive Serial Transmit	Generate a level 2 interrupt Generate a level 6 interrupt Serial data in Serial data out Floppy interface (Paula?)
131 SYSTEM 132 /DKWE 133 CONFIG_OUT	4,0	Floppy interface (Paula?) Floppy interface (Paula?)
134 135 DGND 136 +12V 137 DGND 138 +12V 139 17MHZ 140 EXT_AUDIO 141 DA_DATA 142 /MUTE 143 DA_LRCLK 144 DA_BCLK 145 DGND 146 VCC 147 DR 148 DG 149 DB 150 DI 151 /PIXELSW_EXT	Data Ground +12V DC Data Ground +12V DC Data Ground +5 VDC Digital Red Digital Green Digital Blue Digital Intensity	For FMV interface ??
153 /BLANK 154 PIXELCLK 155 DGND 156 VCC 157 /CSYNC 158 CCK_B 159 /HSYNC 160 /VSYNC 161 VGND 162 VGND 163 AR_EXT 164 AR 165 AG_EXT 166 AG	Pixelclock Data Ground +5 VDC Composite sync Color clock ?? Horizontal sync Vertical sync Video ground Video ground Analog Red External Analog Green External Analog Green	For manipulating RBG data Not buffered.

167 AB_EXT Analog Blue External

168 AB Analog Blue 169 VGND Video ground 170 VGND Video ground

171 /NTSC

172 /XCLKEN Enable External video clock (Genlock)
173 XCLK External video clock (Genlock)

174 /EXT_VIDEO External Video Disable internal video interfaces

175 DGND Data Ground 176 VCC +5 VDC

177 AGND Audio Ground 178 +12V +12V DC

179 LEFT_EXT Left sound External

180 LEFT Left sound

181 RIGHT_EXT Right sound External

182 RIGHT Right sound

Contributor: Joakim Ögren

Source: CD32 expansion port info <ftp://ftp.demon.co.uk/pub/amiga/docs/cd32-pinouts.txt>, usenet posting by Anders Stenkvist <ask_me@elixir.e.kth.se>..

CardBus

32-bit bus defined by PCMCIA.

NOT DRAWN

YET...

(At the controller)

NOT DRAWN

42 CAD10

(At the peripherals)

68 PIN ??? MALE at the controller. 68 PIN ??? FEMALE at the peripherals.

	Name	Description
1	GND	Ground
2	CAD0	Address/Data 0
3	CAD1	Address/Data 1
4	CAD3	Address/Data 3
5	CAD5	Address/Data 5
6	CAD7	Address/Data 7
7	CCBE0#	Command/Byte Enable 0
8	CAD9	Address/Data 9
9	CAD11	Address/Data 11
10	CAD12	Address/Data 12
11	CAD14	Address/Data 14
	CCBE1#	Command/Byte Enable 1
	CPAR	Parity Parity error
15	CPERR# CGNT#	Grant
16		Interrupt
	Vcc	Vcc
	Vpp1	Vpp1
19	CCLK	CCLK
20	CIRDY#	Initiator Ready
21	CCBE2#	Command/Byte Enable 2
22	CAD18	Address/Data 18
23	CAD20	Address/Data 20
24	CAD21	Address/Data 21
	CAD22	Address/Data 22
26	CAD23	Address/Data 23
27	CAD24	Address/Data 24
28	CAD25	Address/Data 25
29		Address/Data 26
30		Address/Data 27
31	CAD29	Address/Data 29
32	RSRVD	Reserved
33	CCLKRUN#	
34	GND	Ground
35	GND	Ground
36	CCD1#	Card Detect 1
37		Address/Data 2
	CAD4	Address/Data 4
	CAD6	Address/Data 6
40	RSRVD	Reserved
41	CAD8	Address/Data 8

Address/Data 10

66

CAD31

CCD2#

GND

44 45 46 47 48 49	RSRVD	Address/Data 13 Address/Data 15 Address/Data 16 Reserved Block ??? Stop transfer cycle Device Select
51	Vcc	Vcc
	Vpp2 CTRDY#	Vpp2 Target Ready
54	CFRAME#	Address or Data phase
	CAD17 CAD19	Address/Data 17 CAD19
57	CVS2	
	CRST#	Reset
59 60		System Error Request ???
61		Command/Byte Enable 3
	CAUDIO	Audio ???
63	CSTSCHG	
64		Address/Data 28
65	CAD30	Address/Data 30

Contributor: Joakim Ögren, Marek Hostasa <maro@adcomsys.net>

Address/Data 31

Card Detect 2

Ground

Source: PC Card Standard http://www.pc-card.stand_overview.html at PC Card's homepage http://www.pc-card.com

PC Card

16-bit bus defined by PCMCIA.

NOT DRAWN

(At the controller)

NOT

(At the peripherals)

68 PIN ??? MALE at the controller.

68 PIN ??? FEMALE at the peripherals.

Pin	Memory	I/O+Mem	Description
1	GND	GND	Ground
2	D3	D3	Data 3
3	D4	D4	Data 4
4	D5	D5	Data 5
5	D6	D6	Data 6
6	D7	D7	Data 7
7	CE1#	CE1#	
8	A10	A10	Address 10
9	OE#	OE#	Output Enable
10	A11	A11	Address 11
11	A9	A9	Address 9
12	A8	A8	Address 8
	A13	A13	Address 13
14	A14	A14	Address 14
15	WE# READY	WE#	Write Enable ???
16	READY	IREQ#	
	Vcc	Vcc	Vcc
18	Vpp1	Vpp1	Vpp1
19	A16	A16	Address 16
	A15	A15	Address 15
21	A12	A12	Address 12
22	A7	A7	Address 7
23	A6	A6	Address 6
	A5	A5	Address 5
25	A4	A4	Address 4
26	A3	A3	Address 3
27	A2	A2	Address 2
28	A1	A1	Address 1
29 30	A0 D0	A0 D0	Address 0
31	D0	D1	Data 0 Data 1
32	D2	D2	Data 2
	WP	IOIS16#	Dala Z
	GND	GND	Ground
	GND	GND	Ground
36	CD1#	CD1#	Card Detect 1
37		D11	Data 11
38	D12	D11	Data 12
	D13	D12	Data 13
40		D13	Data 14
41	D14	D14	Data 15
42	CE2#	CE2#	
74	OLZ#	OLZ#	

```
43
   VS1#
            VS1#
44
   RSRVD
           IORD#
                      Reserved / IORD#
   RSRVD IOWR#
                      Reserved / IOWR#
   A17
            A17
                      Address 17
47
   A18
            A18
                      Address 18
48
   A19
            A19
                      Address 19
49
   A20
                      Address 20
            A20
50
   A21
            A21
                      Address 21
51
   Vcc
            Vcc
                      Vcc
                      Vpp2
52
   Vpp2
            Vpp2
53
            A22
                      Address 22
   A22
54
   A23
            A23
                      Address 23
55
   A24
            A24
                      Address 24
   A25
            A25
                      Address 25
56
57
   VS2#
            VS2#
58
   RESET
            RESET
                      Reset
59
   WAIT#
            WAIT#
   RSRVD
           INPACK#
                      Reserved / ???
60
   REG#
            REG#
61
            SPKR#
                      Battery Voltage 2 / Speaker ???
62
   BVD2
63
   BVD1
            STSCHG# Battery Voltage 1 / ???
64
   D8
            D8
                      Data 8
65
   D9
            D9
                      Data 9
66
   D10
            D10
                      Data 10
   CD2#
            CD2#
68
   GND
            GND
                      Ground
```

Contributor: Joakim Ögren

Source: PC Card Standard http://www.pc-card.com/stand_overview.html at PC Card's homepage http://www.pc-card.com

PC Card ATA

This specification makes it possible to share ATA & PC Card with the same connectors.

NOT
PRAWN
YET...

(At the controller)

PRAWN
YET...

(At the period and

(At the peripherals)

68 PIN ??? MALE at the controller. 68 PIN ??? FEMALE at the peripherals.

1 2 3 4 5 6 7 8 9	Namel Ground DD3 DD4 DD5 DD6 DD7 /CS0	Host X X X X X X	Dir	Dev X X X X X X X X X X	PC-Card equiv Ground D3 D4 D5 D6 D7 /CE1 A10 /OE
10 11 12 13	/CS1	Х	⇉	x 1)	A9 A8
14 15 16 17 18 19	INTRQ VCC	X X	≠	i X X	/WE /READY:IREQ VCC
20 21 22 22 22 23 24 25 26 27 28 29 31 32 33 33 33 33 34 36 37 38 39 40 41 42	DA2 DA1 DA0 DD0 DD1 DD2 /IOCS16 Ground /CD1 DD11 DD12 DD13 DD13 DD14 DD15 /CS1	X X X X X X X X X X X X X X	11111111111111111	i i i i x x x x x x x x x x x x x x x x	A7 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 /WP:IOIS16 Ground /CD1 D11 D12 D13 D14 D15 /CE2

```
43
                                     /VS1
44
                                     /IORD
   /DIOR
                             Χ
              Χ
                                     /IOWR
45
   /DIOW
              Χ
46
47
48
49
50
    VCC
                                     VCC
51
              Χ
                             Χ
52
53
54
                             x 2)
x 2)
i
55
    M/S-
              Χ
56
    CSEL
              Χ
                                     /VS2
57
58
    /RESET
                             Χ
                                     RESET
              Χ
                             x 3)
x 3)
   IORDY
                                     /WAIT
59
              0
                                     /INPACK
    DMARQ
60
    /DMACK
                             0
                                     /REG
61
             0
   /DASP
                                     /BVD2:SPKR
62
                             Χ
              Χ
    /PDIAG
                                     /BVD1:STSCHG
63
                             Χ
              Χ
                             Χ
                                     D8
64
    DD8
              Χ
    DD9
                             Χ
                                     D9
65
              Χ
66
   DD10
                             Χ
                                     D10
              Χ
    /CD2
                             Χ
              Χ
                                     /CD2
68
   Ground
                                     Ground
              Χ
```

x = Required.

i = Ignored by host in ATA mode.

o = Optional.

nothing = Not connected.

- 1) Device shall support only one /CS1 signal pin.
- 2) Device shall support either /M/S or CSEL but not both.
- Device shall hold this signal negated if it does not support this function.

Contributor: Joakim Ögren Source: ATA-2 specifications

PCMCIA

PCMCIA=Personal Computer Memory Card International Association.

NOT
PRAWN
YET...
(At the controller)
NOT
PRAWN
YET...

(At the peripherals)

68 PIN ??? MALE at the controller. 68 PIN ??? FEMALE at the peripherals.

Pin	Name	Dir	Description
1	GND		Ground
2	D3	\leftrightarrow	Data 3
3	D4	\leftrightarrow	Data 4
4	D5	\leftrightarrow	Data 5
5	D6	\leftrightarrow	Data 6
6	D7	\leftrightarrow	Data 7
7	/CE1	\rightarrow	Card Enable 1
8	A10	\rightarrow	Address 10
9	/OE	\rightarrow	Output Enable
10	A11		Address 11
11	A9		Address 9
12	A8	\rightarrow	Address 8
13	A13	\rightarrow	Address 13
14	A14	\rightarrow	Address 14
15	/WE:/P		Write Enable : Program
16	/READY:/IREQ		Ready : Busy (IREQ)
17	VCC		+5V
18	VPP1	\rightarrow	Programming Voltage (EPROM)
19	A16		Address 16
20	A15	\rightarrow	Address 15
21	A12	\rightarrow	Address 12
22	A7	\rightarrow	Address 7
23	A6	-	Address 6
24	A5	\rightarrow	Address 5
25	A4	\rightarrow	Address 4
26	A3	\rightarrow	Address 3
27	A2	\rightarrow	Address 2
28	A1	\rightarrow	Address 1
29	A0	\rightarrow	Address 0
30	D0	\leftrightarrow	Data 0
31	D1	\leftrightarrow	Data 1
		\leftrightarrow	Data 2
	/WP:/IOIS16	-	Write Protect : IOIS16
34	GND		Ground
35	GND		Ground
36	/CD1	—	Card Detect 1
37	D11		Data 11
	D12		Data 12
39	D13		Data 13
40	D14		Data 14
41	D15		Data 15
42	/CE2	\rightarrow	Card Enable 2

```
43 /VS1
                         Refresh
                         I/O Read
44
  /IORD
   /IOWR
                         I/O Write
                         Address 17
   A18
                         Address 18
48
   A19
                         Address 19
49
   A20
                         Address 20
50
   A21
                         Address 21
51
   VCC
                         +5V
                         Programmeing Voltage 2 (EPROM)
52
   VPP2
53
                         Address 22
54
   A23
                         Address 23
55
   A24
                         Address 24
   A25
                         Address 25
56
57
                         RFU
58
   RESET
                         RESET
59
   /WAIT
                         WAIT
   /INPACK
60
   /REG
                         Register Select
61
                         Battery Voltage Detect 2: SPKR
   /BVD2:SPKR
                         Battery Voltage Detect 1: STSCHG
   /BVD1:STSCHG
63
64
   D8
                         Data 8
65
   D9
                         Data 9
66
   D10
                         Data 10
                         Card Detect 2
67
   /CD2
68
   GND
                         Ground
```

Note: Direction is Controller (computer) relative PCMCIA-card.

Contributor: Joakim Ögren, Karsten Wenke <Karsten.Wenke@t-online.de>

Source: ?

CompactFlash

Developed by SanDisk. Is compatible with PC-Card ATA with a simple passive adapter.

See PC-Card ATA for more information.



(At the controller)



(At the peripherals)

50 PIN ??? MALE at the controller. 50 PIN ??? FEMALE at the peripherals.

123456789111234567890112345678901200000000000000000000000000000000000	A8 A7 VCC A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 /WP:/IOIS16 /CD2 /CD1 D0 D0 D0 D0 D0 D0 D0 /CE2 /V\$1 /IORD /IOWR /WE /READY:/RDY:/IREQ	Description Ground Data 3 Data 4 Data 5 Data 6 Data 7 Card Enable 1 Address 10 Output Enable Address 9 Address 8 Address 5 Address 5 Address 4 Address 3 Address 2 Address 1 Address 0 Data 0 Data 1 Data 2 Write Protect : IOIS16 Card Detect 2 Card Detect 1 Data 0 Card Enable 2 Refresh I/O Read I/O Write Write Enable Ready : Busy : IREQ +5V

40 /VS2 RFU 41 RESET Reset 42 /WAIT Wait

43 /INPACK

44 /REG Register Select

45 /BVD2:SPKR Battery Voltage Detect 2 : SPKR 46 /BVD1:STSCHG Battery Voltage Detect 1 : STSCHG

47 D8 Data 8 48 D9 Data 9 49 D10 Data 10 50 GND Ground

Contributor: Joakim Ögren

Source: SanDisk's CompactFlash ABC http://www.sandisk.com/sd/support/teched/cfpc_5.htm at SanDisk's homepage http://www.sandisk.com

C-bus II

Developed by Corolla C-bus II is the successor to C-bus & Extended C-bus.



(At the backplane)



(At the device (card))

UNKNOWN CONNECTOR at the backplane. UNKNOWN CONNECTOR at the device (card).

PA=Component side PB=Solder side

Pin	Name
PA1	GND
PA2	AUX18
PA3	AUX16
PA4	GND
PA5	AUX14
PA6	AUX12
PA7	GND
PA8	AUX10
PA9	AUX8
PA10	GND
PA11	AUX6
PA12	AUX4
PA13	GND
PA14	AUX2
PA15	AUX0
PA16	GND
PA17	RESERVED8
PA18	RESERVED6
PA19	RESERVED4
PA20	RESERVED2
PA21	RESERVED0
PA22	GND
PA23	GND
PA24	AGND
PA25	CID1
PA26	CBCLK
PA27	GND
PA28	CRST#
PA29	LED#
PA30	GND
PA31	CARB2
PA32	CARB0
PA33	GND
PA34	TM2#
PA35	TM0#

PA36

PA37

PA38

GND

STRT#

CD31

BETA RELEASE

+5V PB7 AUX11 AUX9 PB8 PB9 **PB10** +5V **PB11** AUX7 **PB12** AUX5 +5V AUX3 AUX1 **PB13 PB14 PB15** +5V **PB16 PB17** RESERVED9 **PB18** RESERVED7 **PB19** RESERVED5 **PB20** RESERVED3 **RESERVED1 PB21 PB22 VTERM PB23** +5V PB24 PB25 CID3 CID2 CID0 **PB26 PB27** +5V FAULT# **PB28 PB29** LOCKCB# **PB30** +5V PB31 PB32 CARB3 CARB1 **PB33** +5V **PB34 TM3# PB35 TM1# PB36** +5V **PB37** ACK# **PB38 CD63** PB39 +5V CD62 CD61 **PB40 PB41** +5V CD60 **PB42 PB43 PB44 CD59 PB45** +5V CD58 CD57 **PB46 PB47 PB48** +5V **PB49 CD56** CD55 +3.3V **PB50 PB51** CD54 **PB52** CD53 +3.3V CD52 **PB53 PB54 PB55 PB56 CD51** +3.3V **PB57 PB58 CD50 PB59 CD49 PB60** +3.3V **PB61 CD48 PB62 E7 PB63** +3.3V **PB64 E6**

PB65

PB66

CD47 +3.3V **PB67 CD46 PB68 CD45 PB69** +3.3V **PB70 PB71 PB72** +3.3V **PB73 CD42 PB74** +3.3V **PB75 CD40 PB76 PB77 CD39 PB78** +3.3V **PB79 CD38 PB80 CD37 PB81 CD36 PB82 PB83 CD35 PB84 PB85 CD34 PB86 CD33** +3.3V **PB87** CD32 **PB88 PB89** E5 **PB90** +3.3V **PB91** E4

Contributor: Joakim Ögren

Sources: C-bus II Technology architecture http://www.corollary.com/cbusii.html at Collary's homepage http://www.collary.com

SSFDC

SSFDC=Solid State Floppy Disk Card.



(At the motherboard)



(At the device)

UNKNOWN CONNECTOR at the motherboard. UNKNOWN CONNECTOR at the device.

I don't have any technical information about SSFDC at the moment. If you have any information of value please send it to me.

Contributor: Joakim Ögren

Source: ?

Info: Solid State Floppy Disk Card Forum http://www.ssfdc.com

PC/104

?**?**?

(At the backplane)

,**,**。

(At the device (card))

UNKNOWN CONNECTOR at the backplane. UNKNOWN CONNECTOR at the device (card).

Pin	J1/P1	J1/P1_	J2/P2	J2/P2
Number	Row A	Row B	Row C1	
0 1 2 3 4 5 6 7 8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 32 32 32 32 32 32 32 32 32 32 32 32	IOCHCHK* SD7 SD6 SD5 SD4 SD3 SD2 SD1 SD0 IOCHRDY AEN SA19 SA18 SA17 SA16 SA15 SA14 SA13 SA12 SA11 SA10 SA9 SA8 SA7 SA6 SA5 SA4 SA3 SA2 SA1 SA0 OV	0V RESETDRV +5V IRQ9 -5V DRQ2 -12V ENDXFR* +12V (KEY)2 SMEMW* SMEMR* IOW* IOR* DACK3* DRQ3 DACK1* DRQ1 REFRESH* SYSCLK IRQ7 IRQ6 IRQ5 IRQ4 IRQ3 DACK2* TC BALE +5V OSC 0V 0V	0V SBHE* LA23 LA22 LA21 LA20 LA19 LA18 LA17 MEMR* MEMW* SD8 SD9 SD10 SD11 SD12 SD13 SD14 SD15 	OV MEMCS16* IRQ10 IRQ11 IRQ12 IRQ15 IRQ14 DACK0* DRQ0 DACK5* DRQ5 DACK6* DRQ6 DACK7* DRQ7 +5V MASTER* OV (KEY)2 OV
	7			

Contributor: Joakim Ögren

Southpress PR/p0404208g/pet04/consp5.html>

Sources: PC/104 pinout

http://www.pc104.org/pc104/pinouts.html

Info: PC/104 Consortium http://www.pc104.org/pc104/consp1.html

Unibus

Available on the old Digital PDP-11.



(At the computer)

2 x 36 EDGE FEMALE at the backplane. 2 x 36 EDGE MALE at the cards/modules.

```
PIN
        SIGNAL
AA1
        /INIT
AA2
        POWER(+5v)
        /INTR
AB1
AB2
        GROUND
AC1
        /D00
AC<sub>2</sub>
        GROUND
AD1
        /D02
AD2
        /D01
AE1
        /D04
AE2
        /D03
AF1
        /D06
AF2
        /D05
AH1
        /D08
AH<sub>2</sub>
        /D07
AJ1
        /D10
AJ2
        /D09
AK1
        /D12
AK<sub>2</sub>
        /D11
AL1
        /D14
AL2
        /D13
AM1
        /PA
AM<sub>2</sub>
        /D15
        GROUND
AN1
AN<sub>2</sub>
        /PB
AP1
        GROUND
AP2
        /BBSY
AR1
        GROUND
        /SACK
AR2
        GROUND
AS<sub>1</sub>
AS<sub>2</sub>
        /NPR
        GROUND
AT1
        /BR7
AT2
AU1
        NPG
AU<sub>2</sub>
        /BR6
AV1
        BG7
AV2
        GROUND
BA1
        BG6
BA2
        POWER(+5v)
        BG5
BB1
```

BB2

BC1

BC2

GROUND


/BR5 GROUND

BD1 BD2 BE1 BE2 BF1 BF2 BH1 BJ2 BK1 BK2 BL1 BM2 BN1 BN2 BP1 BR2 BR1 BR2 BR1 BR2 BR1 BR2 BR1 BR2 BR1 BR2 BR1 BR2 BR1 BR2 BR1 BR2 BR1 BR2 BR1 BR2 BR1 BR2 BR1 BR2 BR1 BR2 BR1 BR2 BR1 BR2 BR1 BR1 BR2 BR1 BR2 BR1 BR1 BR2 BR1 BR1 BR2 BR1 BR1 BR1 BR1 BR1 BR1 BR1 BR1 BR1 BR1	GROUND /BR4 GROUND BG4 /ACLO /DCLO /A01 /A00 /A03 /A02 /A05 /A04 /A07 /A06 /A09 /A08 /A11 /A10 /A13 /A12 /A15 /A14 /A17 /A16 GROUND /C1 /SSYN
BU1 BU2 BV1	/SSYN /CO /MSYN
BV2	GROUND

Contributor: Rob Gill <gillr@mailcity.com>

Source: Digital PDP-11 peripherals handbook

RS232



25 PIN D-SUB MALE at the DTE (Computer). 25 PIN D-SUB FEMALE at the DCE (Modem).

Pin	Name	ITU-T	Dir	Description
1	GND	101		Shield Ground
2	TXD	103	\rightarrow	Transmit Data
3	RXD	104	\leftarrow	Receive Data
4	RTS	105	\rightarrow	Request to Send
	CTS	106	\leftarrow	Clear to Send
6	DSR	107	\leftarrow	Data Set Ready
7	GND	102		System Ground
8	CD	109	\leftarrow	Carrier Detect
9	-		-	RESERVED
10	-		-	RESERVED
11	STF	126	\rightarrow	Select Transmit Channel
12	S.CD	?	-	Secondary Carrier Detect
13	S.CTS	?	-	Secondary Clear to Send
14	S.TXD	?	\rightarrow	Secondary Transmit Data
15	TCK	114	-	Transmission Signal Element Timing
16	S.RXD	?	-	Secondary Receive Data
17	RCK	115	-	Receiver Signal Element Timing
18	LL	141	\rightarrow	Local Loop Control
19	S.RTS	?	\rightarrow	Secondary Request to Send
20	DTR	108	\rightarrow	Data Terminal Ready
21	RL	140	\rightarrow	Remote Loop Control
22	RI	125	-	Ring Indicator
	DSR	111	\rightarrow	Data Signal Rate Selector
24	XCK	113	\rightarrow	Transmit Signal Element Timing
25	TI	142		Test Indicator

Note: Direction is DTE (Computer) relative DCE (Modem).

Note: Do not connect SHIELD(1) to GND(7).

Contributor: Joakim Ögren, Petr Krc <magneton@mail.firstnet.cz>

Source: ?

Serial (PC 9)



(At the Computer)

9 PIN D-SUB MALE at the Computer.

Pin Name Dir
1 CD ← Carrier Detect
2 RXD ← Receive Data
3 TXD → Transmit Data
4 DTR → Data Terminal Ready


5 GND System Ground 6 DSR Data Set Ready 7 RTS Request to Send 8 CTS Clear to Send 9 RI Ring Indicator

Note: Direction is DTE (Computer) relative DCE (Modem).

Contributor: Joakim Ögren

Source: ?

Serial (PC 25)



25 PIN D-SUB MALE at the computer.


Pin 1 2 3 4 5 6 7 8 9	Name SHIELD TXD RXD RTS CTS DSR GND CD	Dir ↑↓↑↓↓ ↓	Description Shield Ground Transmit Data Receive Data Request to Send Clear to Send Data Set Ready System Ground Carrier Detect
9	n/c	-	
10	n/c	-	
11	n/c	-	
12	n/c	-	
13	n/c	-	
14	n/c	-	
15	n/c	-	
16	n/c	-	4
17	n/c	-	
18	n/c	-	
19	n/c	-	
20	DTR	\rightarrow	Data Terminal Ready
21	n/c	-	
22	RI	•	Ring Indicator
23	n/c	-	_
24		-	
25	n/c	-	V

Note: Direction is DTE (Computer) relative DCE (Modem). Note: Do not connect SHIELD(1) to GND(7).


Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

Serial (Amiga 1000)



25 PIN D-SUB MALE at the Amiga 1000.




Note: Direction is DTE (Computer) relative DCE (Modem).

Note: Do not connect SHIELD(1) to GND(7).

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

Serial (Amiga)



25 PIN D-SUB MALE at the computer. 25 PIN D-SUB FEMALE at the cable.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	n/c n/c n/c n/c n/c		Description Shield Ground Transmit Data Receive Data Request to Send Clear to Send Data Set Ready System Ground Carrier Detect +12 Volts DC (20 mA max) Amiga Audio Out (Left) Speed Indicate
18		—	Amiga Audio In (Right)
	DTR	\rightarrow	Data Terminal Ready
	n/c RI n/c n/c n/c	←	Ring Indicator

Note: Direction is DTE (Computer) relative DCE (Modem).

Note: Do not connect SHIELD(1) to GND(7).

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

Serial (MSX)



(At the Computer)

9 PIN D-SUB FEMALE at the Computer.


Pin Name Dir
1 PG - Protective Ground
2 TXD → Transmit Data
3 RXD ← Receive Data
4 RTS → Request to Send
5 CTS ← Clear to Send
6 DSR ← Data Set Ready
7 GND - Signal Ground
8 DCD ← Carrier Detect
9 DTR → Data Terminal Ready

Note: Direction is DTE (Computer) relative DCE (Modem).

Contributor: Joakim Ögren

Source: Mayer's SV738 X'press I/O map http://www.freeflight.com/fms/MSX/Portar.txt

Serial (Printer)



25 PIN D-SUB MALE at the printer.

Pin	Name	Dir	Description
1	SHIELD		Shield Ground
2	TXD	\rightarrow	Transmit Data
2	RXD	•	Receive Data
4	n/c	-	Not connected
5	n/c	_	Not connected
6	DSR	•	Data Set Ready
7	GND		System Ground
8	DCD	•	Data Carrier Detect
9	n/c	-	Not connected
10	n/c	-	Not connected
11	?	\rightarrow	Reverse Channel
12	n/c	-	Not connected
13	n/c	-	Not connected
14	n/c	-	Not connected
15	n/c	-	Not connected
16	n/c	-	Not connected
17	TTY-TXD	\rightarrow	TTY Receive Data
18	n/c	-	Not connected
19	n/c	-	Not connected
20	DTR	\rightarrow	Data Terminal Ready
21	n/c	-	Not connected
22	n/c	-	Not connected
23	?	\rightarrow	TTY Receive Data Return
24	?	•	TTY Transmit Data Return
25	TTY-RXD	•	TTY Receive Data

Contributor: Joakim Ögren, Petr Krc <magneton@mail.firstnet.cz>

Source: ?

Mouse (PS/2)

4 5 3 (At the computer)

6 PIN MINI-DIN FEMALE (PS/2 STYLE) at the computer.

Pin Name Dir Description

1 DATA → Key Data

2 n/c - Not connected

3 GND — Gnd

4 VCC → Power, +5 VDC

5 CLK → Clock

6 n/c - Not connected

Note: Direction is Computer relative Mouse.

Contributor: Joakim Ögren, Gilles Ries <gries@glo.be>

Source: ?

Serial (15)

Seems to be available at a 14.4kbps modem called Speedster.



(At the modem)

15 PIN FEMALE ??? at the modem.


Pin	Name	RS232	Dir	Description
1	GROUND	GND		Ground
2	SUSP#		?	
3	COMBDSR#	DSR	\rightarrow	Data Set Ready
4	COMBRTS#	RTS	4	Request to Send
5	COMBCTS#	CTS		Clear to Send
6	COMBRI#	RI	\rightarrow	Ring Indicator
7	n/c		?	
8	GROUND	GND		Ground
9	+5VIN		-	+5V DC In
10	COMBDTR#	DTR	-	Data Terminal Ready
11	COMBDCD#	CD	\rightarrow	Carrier Detect
12	COMBTXD	TXD	-	Transmit Data
13	COMBRXD	RXD	\rightarrow	Receive Data
14	SPKDATA		?	
15	GROUND	GND		Ground

Contributor: Joakim Ögren, Joerg Brinkel <jb@itm.rwth-aachen.de>

Source: ?

DEC Dual RS-232

Found on the DEC Multia and DEC UDB (Universal Desktop Box). It contains two Serial ports on one connector. The 1st Port is located on the normal pins, and the 2nd port is located on some "spare" pins.



(At the computer)

25 PIN D-SUB MALE at the computer.

Pin	Port	Name	Dir	Description
1		n/c		Not connected
2	1	TXD	\rightarrow	Transmit Data
3	1	RXD	-	Receive Data
4 5	1	RTS	\rightarrow	Ready To Send
5	1	CTS	—	Clear To Send
6	1	DSR	—	Data Set Ready
7	1+2	GND	-	Ground
8 9	1	DCD	-	Data Carrier Detect
9		n/c		Not connected
10		n/c		Not connected
11	2	DTR	\rightarrow	Data Terminal Ready
12	2	DCD	-	Data Carrier Detect
13	2	CTS	-	Clear To Send
14	2	TXD	\rightarrow	Transmit Data
15		n/c		Not connected
16	2	RXD	-	Receive Data
17		n/c		Not connected
18		n/c		Not connected
19	2	RTS	\rightarrow	Ready To Send
20	1	DTR	\rightarrow	Data Terminal Ready
21		n/c		Not connected
22	1	RI	—	Ring Indicator
23		DSR	—	Data Set Ready
24		n/c	-	Not connected
25	2	RI	—	Ring Indicator
_				<u> </u>

Note: Direction is DTE (Computer) relative DCE (Modem).

Contributor: Joakim Ögren, Greg A. Woods <woods@weird.com>

Sources: Tommy's pinout Collection http://csgrad.cs.vt.edu/~tjohnson/pinouts by Tommy Johnson tjohnson@csgrad.cs.vt.edu/~tjohnson/pinouts by Tommy Johnson

Sources: Digital UDB Information http://www.brouhaha.com/~eric/computers/udb.html by Eric Smith <eric @brouhaha.com>

Macintosh RS-422

It's possible to connect RS-232 peripheral to the RS-422 port available on Macintosh computers. Use RXD- as RXD, TXD- as TXD, Ground RXD+, Leave TXD+ unconnected, GPi as CD.



(At the computer)

8 PIN MINI-DIN FEMALE at the computer.

Pin Name **Description** Output Handshake **HSKo** HSKi/CLK Input Handshake or External Clock 3 Transmit Data (-) TXD-4 GND Ground 5 RXD-Receive Data (-) 6 Transmit Data (+) GPi 7 General Purpose Input RXD+ Receive Data (+)

Note: Direction is DTE (Computer) relative DCE (Modem).

Note: GPi is connected to SCC Data Carrier Detect (or to Receive/Transmit Clock if the VIA1 SYNC signal is high). Not connected on the Macintosh Plus, Classic, Classic II, LC, LC II or IIsi.


Contributor: Joakim Ögren, Pierre Olivier <olipie@aei.ca>, Ben Harris <bjh@mail.dotcom.fr>, Nathan Schmidt <nathans@stanford.edu>

Sources: comp.sys.mac.comm FAQ Part 1

http://www.cis.ohio-state.edu/hypertext/faq/usenet/macintosh/comm-faq/part1/faq.html

Sources: Apple Tech Info Library, Article ID: TECHINFO-0001699

RS422



37 PIN D-SUB MALE at the DTE (Computer). 37 PIN D-SUB FEMALE at the DCE (Modem).

Pin	Name	Dir	Description
1	GND		Shield Ground
2	SRI	4	Signal Rate Indicator
3	n/c	-	Spare
4	SD	\rightarrow	Send Data
2 3 4 5	ST	\rightarrow	Send Timing
6	RD	4	Receive Data
7	RTS	\rightarrow	Request To Send
8	RR	4	Receiver Ready
9	CTS	4	Clear To Send
10	LL	\rightarrow	Local Loopback
11	DM		Data Modem
12	TR	\rightarrow	Terminal Ready
	RR		Receiver Ready
	RL		Remote Loopback
15	IC		Incoming Call
16	SF/SR	\rightarrow	Select Frequency/Select Rate
17		\rightarrow	Terminal Timing
18	TM	•	Test Mode
	GND		Ground
20	RC		Receive Twister-Pair Common
21	GND		Spare Twister-Pair Return
22	/SD		Sand Data TDD
	GND	Ξ	Send Timing TPR
24	GND		Receive Timing TPR
	/RS		Request To Send TPR
26	/RT		Receive Timing TPR
27	/CS		Clear To Send TPR
28	IS	•	Terminal In Service
29	/DM		Data Mode TPR
30	/TR	_	Terminal Ready TPR
31	/RR		Receiver TPR
32	SS	\rightarrow	Receiver TPR Select Standby
33	SQ	-	Signal Quality
34		\rightarrow	New Signal
35			New Signal Terminal Timing TPR
36	SB	-	Standby Indicator
37	SC		Send Twister Pair Common


Note: Direction is DTE (Computer) relative DCE (Modem).

Contributor: Joakim Ögren, Petr Krc <magneton@mail.firstnet.cz>

Source: ?

Macintosh Serial

Available on Macintosh Mac 512KE and earlier.



9 PIN D-SUB FEMALE at the computer. 9 PIN D-SUB MALE at the mouse cable.

Pin	Name	Dir	Description
1	GND		Ground
2	+5V	\rightarrow	+5 VDC. Don't use this one, it may be converted into output handshake
			in later equipment.
3	GND		Ground
4	Tx+		Transmit Data, positive going component
5	Tx-	\rightarrow	Transmit Data, negative going component
6	+12V	\rightarrow	+12 VDC
7	DSR/HSK	-	Handshake input. Signal name depends on mode: Used for Flow
			Control or Clock In.
8	Rx+	-	Receive Data, positive going component
9	Rx-	—	Receive Data, negative going component

Note: Direction is Computer relative Equipment.

Contributor: Ben Harris <bjh@mail.dotcom.fr>

Source: Apple Tech Info Library, Article ID: TECHINFO-0001424

C64 RS232 User Port

Available on the Commodore C64/C128. Software emulated. The signals does not have true RS232 levels. It's TTL level, and RXD/TXD is inverted. It's just the normal User Port, used as a RS232 port.



(At the computer)

UNKNOWN CONNECTOR at the computer.

Pin	Name	RS232	Description
Α	GND	GND	Protective Ground
B+C	FLAG2+PB0	RxD	Receive Data (Must be applied to both pins!)
D	PB1	RTS	Ready To Send
Е	PB2	DTR	Data Terminal Ready
F	PB3	RI	Ring Indicator
Н	PB4	DCD	Data Carrier Detect
K	PB6	CTS	Clear To Send
L	PB7	DSR	Data Set Ready
M	PA2	TxD	Transmit Data
N	GND	GND	Signal Ground

Contributor: Joakim Ögren, Arwin Vosselman <0vosselman01@flnet.nl>, Mark Sokos <msokos1@gl.umbc.edu>

Source: Usenet posting in comp.sys.cbm, Help on modem -> c64

http://www.vuse.vanderbilt.edu/~thompsbb/cbm_conn.txt by Lasher Glenn <gl8574@lima.albany.edu>

Sources: Commodore 64 Programmer's Reference Guide

DEC DLV11-J Serial

Available on the DEC DLV11-J Serial card

NOT DRAWN

(at the serial card)

10 PIN IDC MALE at the Serial card.

Pin Name Dir Description

1 CLK ? Clock
2 GND — Ground
3 TXD+ → Transmit data +
4 TXD- → Transmit data - (0V for RS-232, Reader enable for 20mA)
5 GND — Ground
6 n/c - Not connected (no pin)

7 RXD- Receive data - 8 RXD+ Receive data +

9 GND — Ground 10 +12V → +12 VDC


Note: Direction is Serial card relative other Devices.

Contributor: Ben Harris <bjh@mail.dotcom.fr>


Source: DEC DLV11-J Printset, M8043-0-1, sheet 7

Cisco Console Port

Used to configure a Cisco router.



RJ45 FEMALE CONNECTOR at the Cisco routers. RJ45 MALE CONNECTOR at the cables.




Contributor: Joakim Ögren, Damien Miller <dmiller@vitnet.com.sg>

Source: ?

RocketPort Serialport

Available at RocketPort serialport expansion cards.



RJ45 FEMALE CONNECTOR at the RocketPort card. RJ45 MALE CONNECTOR at the cables.

Pin	Name	Description	Dir
1	RTS	Request To Send	\rightarrow
2	DTR	Data Terminal Ready	\rightarrow
3	GND	Ground	\rightarrow
3	TXD	Tranceive Data	\rightarrow
6	RXD	Receive Data	•
6	DCD	Data Carrier Detect	—
7	DSR	Data Set Ready	-
8	CTS	Clear To Send	\leftarrow

Contributor: Joakim Ögren, Karl Asha <karl@blackdown.com>

Source: ?

CoCo Serial Printer

Available on the Tandy Color Computer, also known as CoCo.



(At the computer)

4 PIN DIN 270° FEMALE at the computer.

Pin Name Description

- 1 NC
- 2 /BUSY Enabled when the printer is busy
- 3 GND
- 4 DATA RS-232 level data

Contributor: Rob Gill <gillr@mailcity.com>

Source: Tandy TRP 100 printer manual

Conrad Electronics MM3610D

This connector is available on the Conrad Electronics Multimeter 3610D and is used to connect it to a computer.



(At the multimeter).

5 PIN UNKNOWN CONNECTOR at the multimeter


Conra		Description	Dir
1	RTS	Request To Send	-
2	RXD	Receive Data	\rightarrow
3	TXD	Transmit Data	-
4	DTR	Data Terminal Ready	-
5	GND	Ground	

Note: Since the multimeter is a DCE the pin naming can seem strange.

Contributors: Joakim Ögren, Anselm Belz <a.belz@samson.mbis.de>

Source: ?

Parallel (PC)



25 PIN D-SUB FEMALE at the PC.


Pin	Name	Dir	Description
1	/STROBE	\rightarrow	Strobe
2	D0	\rightarrow	Data Bit 0
2	D1	\rightarrow	Data Bit 1
4	D2	\rightarrow	Data Bit 2
5	D3	\rightarrow	Data Bit 3
6	D4	\rightarrow	Data Bit 4
7	D5	\rightarrow	Data Bit 5
8	D6	\rightarrow	Data Bit 6
9	D7	\rightarrow	Data Bit 7
10	/ACK	-	Acknowledge
11	BUSY	-	
12	PE	-	Busy Paper End
	SEL	-	Select
14	/AUTOFD	\rightarrow	Autofeed
15	/ERROR	-	Error
16	/INIT	\rightarrow	Initialize
17	/SELIN	\rightarrow	Select In
18	GND		Signal Ground
19	GND		Signal Ground
20	GND		Signal Ground
21	GND		Signal Ground
22	GND		Signal Ground
23	GND		Signal Ground
24			Signal Ground
25	GND		Signal Ground
			9

Note: Direction is Computer relative Device.

Contributor: Joakim Ögren, Petr Krc <magneton@mail.firstnet.cz>

Source: ?

Parallel (Amiga)



25 PIN D-SUB FEMALE at the Amiga.


Name	Dir	Description
/STROBE	\rightarrow	Strobe
D0	\rightarrow	Data Bit 0
D1	\rightarrow	Data Bit 1
D2	\rightarrow	Data Bit 2
D3	\leftrightarrow	Data Bit 3
D4	\leftrightarrow	Data Bit 4
D5	\leftrightarrow	Data Bit 5
D6	\leftrightarrow	Data Bit 6
D7	\leftrightarrow	Data Bit 7
	-	Acknowledge
	\leftrightarrow	Busy
		Paper Out
		Select (Shared with RS232 RING-indicator)
	\rightarrow	+5 Volts DC (10 mA max)
	-	Not connected.
	\rightarrow	Reset
		Signal Ground
GND		Signal Ground
	/STROBE D0 D1 D2 D3 D4 D5 D6 D7 /ACK BUSY POUT SEL	/STROBE D0 D1 D2 D3 D4 D5 D6 D7 /ACK BUSY POUT SEL +5V PULLUP n/c /RESET GND

Note: Direction is Computer relative Peripheral.

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

Parallel (Amiga 1000)



25 PIN D-SUB MALE at the Amiga 1000.

Name	Dir	Description
/STROBE	\rightarrow	Strobe
D0	\leftrightarrow	Data Bit 0
D1	\leftrightarrow	Data Bit 1
D2	\leftrightarrow	Data Bit 2
D3	\leftrightarrow	Data Bit 3
D4	\leftrightarrow	Data Bit 4
D5	\leftrightarrow	Data Bit 5
D6	\leftrightarrow	Data Bit 6
D7	\leftrightarrow	Data Bit 7
/ACK	•	Acknowledge
BUSY	\leftrightarrow	Busy
POUT		Paper Out
	\leftrightarrow	Select (Shared with RS232 RING-indicator)
		Signal Ground
	\rightarrow	+5 Volts DC (10 mA max)
	-	Not connected.
/RESET	\rightarrow	Reset
	D0 D1 D2 D3 D4 D5 D6 D7 /ACK BUSY	/STROBE DO D1 D2 D3 D4 D5 D6 D7 /ACK BUSY POUT SEL GND


Note: Direction is Computer relative Peripheral.

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

ECP Parallel

ECP = Extended Capabilities Port



25 PIN D-SUB FEMALE at the PC.

Pin	Name	Dir	Description
1	nStrobe	\rightarrow	Strobe
2	data0	\leftrightarrow	Address, Data or RLE Data Bit 0
3	data1	\leftrightarrow	Address, Data or RLE Data Bit 1
4	data2	\leftrightarrow	Address, Data or RLE Data Bit 2
5	data3		Address, Data or RLE Data Bit 3
6	data4		Address, Data or RLE Data Bit 4
7	data5	\leftrightarrow	Address, Data or RLE Data Bit 5
8	data6		Address, Data or RLE Data Bit 6
9	data7		Address, Data or RLE Data Bit 7
10	/nAck	\leftarrow	Acknowledge
11	Busy	\leftarrow	Busy
12	PError	\leftarrow	Paper End
13	Select	\leftarrow	Select
14	/nAutoFd		Autofeed
15	/nFault	\leftarrow	Error
16	/nInit	\rightarrow	Initialize
17	/nSelectIn	\rightarrow	Select In
	GND		Signal Ground
25	GND		Signal Ground
	•		- · · · · · · · · · · · · · · · · · · ·

Note: Direction is Computer relative Device.

Contributor: Joakim Ögren, Marco Furter <maf@pop.agri.ch>

Source: Microsoft MSDN Library: Extended Capabilities Port Specs

Info: Microsoft MSDN Library http://www.microsoft.com/msdn

ECP Parallel (Technical)

This file is designed to give a basic overview of the port found in most newer PC computers called ECP Parallel port.

This file is not intended to be a thorough coverage of the standard. It is for informational purposes only, and is intended to give designers and hobbyists sufficient information to design their own ECP compatible devices.

Signal Descriptions:

nStrobe

This signal is registers data or address into the slave on the assering edge during.

data 0-7

Contains address, data or RLE data. Can be used in both directions.

nAck

Valid data driven by the peripheral when asserted. This signal handshakes with nAutoFd in reverse.

Busy

This signal deasserts to indicate that the peripheral can accept data. In forward direction this handshakes with nStrobe. In the reverse direction this signal indicates that the data is RLE compressed by being low.

PError

Used to acknowledge a change in the direction of transfer. High=Forward.

Select

Printer is online.

nAutoFd

Requests a byte of data from the peripheral when asserted, handshaking with nAck in the reverse direction. In the forward direction this signal indicates whether the data lines contain ECP address or data.

nFault

Generates an error interrupt when asserted.

nInit

Sets the transfer direction. High=Reverse, Low=Forward.

nSelectIn


Low in ECP mode.

Contributor: Joakim Ögren , Rob Gill <gillr@mailcity.com>

Source: Microsoft MSDN Library: Extended Capabilities Port Specs

Info: Microsoft MSDN Library http://www.microsoft.com/msdn

Centronics



36 PIN CENTRONICS FEMALE at the Printer.

Pin Name 1 /STRO 2 D0 3 D1 4 D2 5 D3 6 D4 7 D5 8 D6 9 D7 10 /ACKY 11 BUSY 12 POUT 13 SEL 14 /AUTO 15 n/c 16 0 V 17 CHASS 18 +5 V P 19 GND 20 GND 21 GND 21 GND 22 GND 23 GND 24 GND 25 GND 26 GND 27 GND 28 GND 29 GND 27 GND 28 GND 29 GND 30 /RESE 32 /FAUL 33 0 V 34 n/c 35 +5 V 36 /SLCT	FEED - SIS GND ULLUP - T	Description Strobe Data Bit 0 Data Bit 1 Data Bit 2 Data Bit 3 Data Bit 4 Data Bit 5 Data Bit 6 Data Bit 7 Acknowledge Busy Paper Out Select Autofeed Not used Logic Ground Shield Ground +5 V DC (50 mA max) Signal Ground (Data 0 Ground) Signal Ground (Data 1 Ground) Signal Ground (Data 2 Ground) Signal Ground (Data 2 Ground) Signal Ground (Data 4 Ground) Signal Ground (Data 5 Ground) Signal Ground (Data 6 Ground) Signal Ground (Data 7 Ground) Signal Ground (Data 7 Ground) Signal Ground (Busy Ground) Signal Ground (Busy Ground) Signal Ground (Acknowledge Ground) Signal Ground (Data 7 Ground) Signal Ground (Data 8 Ground) Signal Ground (Data 9 Ground)
		respectively)

Note: Direction is Printer relative Computer.

Contributor: Joakim Ögren, Peter Korsgaard < jacmet @post5.tele.dk>, Petr Krc < magneton @mail.firstnet.cz>

Source: ?

MSX Parallel

?**?**?

(At the Computer)

14 PIN CENTRONICS FEMALE at the Computer.

Pin Name Dir Description /STB Strobe PDB0 Data 6 Data 7 9 PDB7 n/c BUSY Printer is busy n/c 13 n/c **GND** Signal Ground


Note: Direction is Computer relative Printer.

Contributor: Joakim Ögren

Source: Mayer's SV738 X'press I/O map http://www.freeflight.com/fms/MSX/Portar.txt

Parallel (Olivetti M10)

Available on an old portable computer called Olivetti M10.



(At the Computer)

26 PIN IDC MALE at the Computer.

Pin	Name	Dir	Description
1	/STROBE	\rightarrow	Strobe
2	D0	\rightarrow	Data Bit 0
3	D1	\rightarrow	Data Bit 1
4	D2	\rightarrow	Data Bit 2
5	D3	\rightarrow	Data Bit 3
6	D4	\rightarrow	Data Bit 4
7	D5	\rightarrow	Data Bit 5
8	D6	_	Data Bit 6
9	D7	_	Data Bit 7
10	/ACK		Acknowledge
11	BUSY	-	Busy
12	PE	1	Paper End
13		=	Select In
14	GND	_	Signal Ground
15	GND		Signal Ground
16	GND		Signal Ground
17	GND		Signal Ground
18	GND		Signal Ground
	GND		
19 20	GND		Signal Ground
			Signal Ground
21	GND		Signal Ground
22	GND		Signal Ground
23	GND		Signal Ground
24			Signal Ground
25			Reset Ground
26	/RESET	•	Reset

Note: Direction is Computer relative Device.

Contributor: Joakim Ögren, Filippo Fiani <nathannever@rocketmail.com>

Source: ?

Amstrad CPC6128 Printer Port



34 PIN FEMALE EDGE at the computer.

Pin	Name	Description
1	/STROBE	Strobe
2	D0	Data 0
3	D1	Data 1
4	D2	Data 2
2 3 4 5 6	D3	Data 3
6	D4	Data 4
7	D5	Data 5
8	D6	Data 6
9	GND	Ground
9 10	n/c	Not connected
11	BUSY	Busy
12	n/c	Not connected
13	n/c	Not connected
14	GND	Ground
15	n/c	Not connected
16	n/c	Not connected
17	n/c	Not connected
16	GND	Ground
17	n/c	Not connected
19	GND	Ground
20	GND	Ground
21	GND	Ground
22	GND	Ground
23	GND	Ground
24	GND	Ground
	GND	Ground
26	GND	Ground
27	n/c	Not connected
28	GND	Ground
29	n/c	Not connected
30	n/c	Not connected
31	n/c	Not connected
	n/c	Not connected
33		Ground
	n/c	Not connected
35	n/c	Not connected
		111555551.64

Note: Pin 18 does not exist

Contributor: Joakim Ögren, Agnello Guarracino <aggy@ooh.diron.co.uk>

Source: Amstrad CPC6128 User Instructions Manual



Universal Serial Bus (USB)

Developed by Compaq, Digital Equipment Corp, IBM PC Co., Intel, Microsoft, NEC and Northern Telecom.

NOT
PRAWN
(At the controller)

NOT
PRAWN
YET...

(At the peripherals)

4 PIN ??? MALE at the controller. 4 PIN ??? FEMALE at the peripherals.

Pin Name Description

1 VCC +5 VDC 2 D- Data -3 D+ Data + 4 GND Ground

Contributor: Joakim Ögren

Sources: USB FAQ http://www.teleport.com/~usb/usbfaq.htm at USB Implementers Forum

<http://www.usb.org>

Sources: USB Specification v1.0 at USB Implementers Forum http://www.usb.org

Universal Serial Bus (USB) (Technical)

USB was developed by Compaq, Digital Equipment Corp, IBM PC Co., Intel, Microsoft, NEC and Northern Telecom.

Features:

- True Plug'n'Play.
- Hot plug and unplug
- Low cost
- Easy of use
- 127 physical devices
- Low cost cables and connectors

Bandwidth:

- Full speed: 12 Mbps speed (requires shielded cable)
- Low speed: 1.5 Mbps speed (non-shielded cable)

Definitions:

USB Host = The computer, only one host per USB system.

USB Device = A hub or a Function.

Power usage:

Bus-powered hubs: Draw Max 100 mA at power up and 500 mA normally. **Self-powered hubs:** Draw Max 100 mA, must supply 500 mA to each port.

Low power, bus-powered functions: Draw Max 100 mA.

High power, bus-powered functions: Self-powered hubs: Draw Max 100 mA, must supply

500 mA to each port.

Self-powered functions: Draw Max 100 mA.

Suspended device: Max 0.5 mA

Voltage:

- Supplied voltage by a host or a powered hub ports is between 4.75 V and 5.25 V.
- Maximum voltage drop for bus-powered hubs is 0.35 V from it's host or hub to the hubs output port.
- All hubs and functions must be able to send configuration data at 4.4 V, but only low-power functions need to be working at this voltage.
- Normal operational voltage for functions is minimum 4.75 V.

Shielding:

Shield should only be connected to Ground at the host. No device should connect Shield to Ground.

Cable:

Shielded:

Data: 28 AWG twisted

Power: 28 AWG - 20 AWG non-twisted

Non-shielded:

Data: 28 AWG non-twisted

Power: 28 AWG - 20 AWG non-twisted

Power Gauge Max length



28	0.81 m
26	1.31 m
24	2.08 m
22	3.33 m
20	5.00 m

Cable colors:

Pin Name Cable colorDescription

1 VCC Red +5 VDC 2 D- White Data -3 D+ Green Data + 4 GND Black Ground

Contributor: Joakim Ögren


Sources: USB FAQ http://www.teleport.com/~usb/usbfaq.htm at USB Implementers Forum

<http://www.usb.org>

Sources: USB Specification v1.0 at USB Implementers Forum http://www.usb.org

GeekPort

The GeekPort is a connector available at Be's BeBox computers. This is a dream for all hobby engineers who like to connect the computer to the coffee machine.



37 PIN D-SUB MALE CONNECTOR at the device.
37 PIN D-SUB FEMALE CONNECTOR at the computer.

		Description	Dir
1	GND A1	Ground Digital A 1	4
2 3 4 5 6	A3	Digital A 3	+
4	A5	Digital A 5	+
5	A7 GND	Digital A 7 Ground	-
7	+5V	+5 VDC	
7 8	GND	Ground	
9	+12V	+12 VDC	
10	GND	Ground	
11 12	-12V GND	-12 VDC Ground	
13	+5V	+5 VDC	
14	GND	Ground	
15	B0	Digital B 0	*
16 17	B2 B4	Digital B 2 Digital B 4	#
18	B6	Digital B 6	#
19	GND	Ground	
20	A0	Digital A 0	+
21 22	A2 A4	Digital A 2	#
23	A4 A6	Digital A 4 Digital A 6	Ξ
24	Alref	Analog In Reference	-
25	A2D1	Analog In 1	₩
26	A2D2	Analog In 2	-
27 28 29	A2D3 A2D4	Analog In 3 Analog In 4	\pm
29	D2A1	Analog Out 1	\rightarrow
30	D2A2	Analog Out 2	\rightarrow
31	D2A3	Analog Out 3	—
32 33	D2A4	Analog Out 4	
34	AOref B1	Analog Out Reference Digital B 1	\equiv
35	B3	Digital B 3	+
36	B5	Digital B 5	\leftrightarrow
37	B7	Digital B 7	\leftrightarrow

Note: Direction is Computer relative Device.

Contributor: Joakim Ögren

Sources: BeBox GeekPort DeviceKit http://www.be.com/documentation/be_book/DeviceKit/geek.html at Be's

homepage <http://www.be.com>

Sources: BeBox GeekPort DeviceKit: Analog port

http://www.be.com/documentation/be_book/DeviceKit/A2D2A.html Sources: BeBox GeekPort DeviceKit: Digital port http://www.be.com/documentation/be_book/DeviceKit/DPort.html



C64/C16/C116/+4 Serial I/O

Available on the Commodore C64, C16, C116 and +4 computers.



(At the computer)



(At the cable)

6 PIN DIN (DIN45322) FEMALE at the Computer. 6 PIN DIN (DIN45322) MALE at the Cable.

Pin Name Description
1 /SRQIN Serial SRQIN

2 GND Ground 3 ATN Serial A

3 ATN Serial ATN In/Out
4 CLK Serial CLK In/Out
5 DATA Serial DATA In/Out

6 /RESET Reset

Contributor: Joakim Ögren, Arwin Vosselman < 0 vosselman 01 @flnet.nl>

Source: SAMS Computerfacts CC8 Commodore 16.

Atari ACSI DMA

Used to connect Laser printers or Harddrives.

NOT DRAWN

(At the Computer)

NOT DRAWN

(At the Devices)

19 PIN D-SUB ?? at the Computer. 19 PIN D-SUB ?? at the Devices.

Pin Name Description

- 1 D0 Data 0
- 2 D1 Data 1
- 3 D2 Data 2
- 4 D3 Data 3
- 5 D4 Data 4
- 6 D5 Data 5
- 7 D6 Data 6
- 8 D7 Data 7
- 9 /CS Chip Select
- 10 IRQ Interrupt Request
- 11 GND Ground
- 12 /RST Reset
- 13 GND Ground
- 14 ACK Acknowledge
- 15 GND Ground
- 16 A1 ?
- 17 GND Ground
- 18 R/W Read/Write
- 19 REQ Data Request


Contributor: Joakim Ögren, Lawrence Wright <| wright@silk.net>, Steve & Sally Blair
 <| blair@mailbox.uq.edu.au>

Source: ?

VGA (VESA DDC)

VGA=Video Graphics Adapter or Video Graphics Array. VESA=Video Electronics Standards Association. DDC=Display Data Channel.

Videotype: Analogue.



15 PIN HIGHDENSITY D-SUB FEMALE at the videocard.
15 PIN HIGHDENSITY D-SUB MALE at the monitor cable.

Pin Name Description RED Red Video (75 ohm, 0.7 V p-p) Green Video (75 ohm, 0.7 V p-p) 2 3 4 **GREEN BLUE** Blue Video (75 ohm, 0.7 V p-p) RES Reserved GND Ground **RGND** Red Ground **GGND** Green Ground 8 **BGND** Blue Ground 9 +5V +5 VDC SGND Sync Ground Monitor ID Bit 0 (optional) 11 ID0 SDA **DDC Serial Data Line** HSYNC or CSYNC Horizontal Sync (or Composite Sync) **VSYNC** Vertical Sync SCL 15 DDC Data Clock Line


Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: ?

VGA (15)

VGA=Video Graphics Adapter or Video Graphics Array. Videotype: Analogue.



15 PIN HIGHDENSITY D-SUB FEMALE at the videocard.
15 PIN HIGHDENSITY D-SUB MALE at the monitor cable.

Pin Name Description RED Red Video (75 ohm, 0.7 V p-p) Green Video (75 ohm, 0.7 V p-p) Blue Video (75 ohm, 0.7 V p-p) **GREEN** 2 3 **BLUE** ID2 Monitor ID Bit 2 **GND** 5 Ground 6 **RGND** Red Ground 7 GGND Green Ground 8 **BGND** Blue Ground **KEY** 9 Key (No pin) 10 **SGND** Sync Ground 11 ID0 Monitor ID Bit 0 ID1 or SDA Monitor ID Bit 1 **HSYNC or CSYNC** Horizontal Sync (or Composite Sync) 13 14 VSYNC Vertical Sync ID3 or SCL Monitor ID Bit 3


Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: ?

VGA (9)

VGA=Video Graphics Adapter or Video Graphics Array. Videotype: Analogue.



9 PIN D-SUB FEMALE at the videocard. 9 PIN D-SUB MALE at the monitor cable.

Pin	Name	Dir	Description
1	RED	\rightarrow	Red Video
2	GREEN	\rightarrow	Green Video
3	BLUE	\rightarrow	Blue Video
4	HSYNC	\rightarrow	Horizontal Sync
5	VSYNC	\rightarrow	Vertical Sync
6	RGND		Red Ground
7	GGND		Green Ground
8	BGND		Blue Ground
9	SGND		Sync Ground


Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: ?

CGA

CGA=Color Graphics Adapter. Videotype: TTL, 16 colors. Also known as IBM RGBI.



9 PIN D-SUB FEMALE at the videocard. 9 PIN D-SUB MALE at the monitor cable.


1 2 3 4 5 6 7	Name GND GND R G B I RES	Description Ground Ground Red Green Blue Intensity Reserved
	HSYNC	

Contributor: Joakim Ögren

Source: ?

EGA

EGA=Enhanced Graphics Adapter. Videotype: TTL, 16/64 colors.



9 PIN D-SUB FEMALE at the videocard. 9 PIN D-SUB MALE at the monitor cable.

Pin Name Description

Ground GND

2 SR Secondary Red PR Primary Red Primary Green 4 5 6 PG Primary Blue PΒ

Secondary Green / Intensity SG/I


7 SB Secondary Blue 8 Η Horizontal Sync Vertical Sync

Contributor: Joakim Ögren

Source: ?

PGA

Videotype: Analogue.




9 PIN D-SUB FEMALE at the videocard. 9 PIN D-SUB MALE at the monitor cable.

Pin	Name	Description
1	R	Red
2	G	Green
3	В	Blue
4	CSYNC	Composite Sync
5	MODE	Mode Control
6	RGND	Red Ground
7	GGND	Green Ground
8	BGND	Blue Ground
9	GND	Ground

Contributor: Joakim Ögren

Source: ?

MDA (Hercules)



9 PIN D-SUB FEMALE at the videocard. 9 PIN D-SUB MALE at the monitor cable.


Pin Name Description

- 1 GND Ground
- 2 GND Ground
- 2 GN 3 n/c
- 4 n/c
- 5 n/c
- 6 I Intensity 7 M Mono Video
- 8 H Horizontal Sync
- 9 V Vertical Sync

Contributor: Joakim Ögren

Source: ?

VESA Feature



26 PIN IDC at the Video card.


1 2 3 4 5 6 7 8 9 10 11 12 13	VSYNC	Description DAC Pixel Data Bit 0 (PB) DAC Pixel Data Bit 1 (PG) DAC Pixel Data Bit 2 (PR) DAC Pixel Data Bit 3 (PI) DAC Pixel Data Bit 4 (SB) DAC Pixel Data Bit 5 (SG) DAC Pixel Data Bit 6 (SR) DAC Pixel Data Bit 7 (SI) DAC Clock DAC Blanking Horizontal Sync Vertical Sync Ground Ground Ground
16 17 18 19 20 21 22	n/c GND GND GND GND GND	Ground Select Internal Video Select Internal Sync Select Internal Dot Clock Not used Ground Ground Ground Ground Not used Not used Not used

Source: 2

Please send any comments to Joakim Ögren.

Contributor: Joakim Ögren

Macintosh Video



(At the Computer)

15 PIN D-SUB FEMALE at the Computer.

Pin Name Description **RGND** Red Ground 1 2 3 4 R Red **CSYNC** Composite sync Monitor Sense 0 SENSE0 Green 6 **GGND** Green Ground 7 SENSE1 Monitor Sense 1 8 No connection n/c 9 В Blue 10 SENSE2 Monitor sense 2 11 **SGND** Sync Ground Vertical Sync **VSYNC** 13 Blue Ground **BGND HSYNCGND** Horizontal Sync Ground Horizontal Sync HSYNC


Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: Tommy's pinout Collection http://csgrad.cs.vt.edu/~tjohnson/pinouts by Tommy Johnson

<tjohnson@csgrad.cs.vt.edu>

Amiga Video



23 PIN D-SUB MALE at the Amiga.


Pin	Name	Dir	Description
1	/XCLK	4	Extern Clock
2	/XCLKEN	4	Extern Clock Enable (47 Ohm)
3	RED	\rightarrow	Analog Red (75 Ohm)
4	GREEN	\rightarrow	Analog Green (75 Ohm)
5	BLUE	\rightarrow	Analog Blue (75 Ohm)
6	DI	\rightarrow	Digital Intensity (47 Ohm)
7	DR	\rightarrow	Digital Red (47 Ohm)
8	DG		Digital Green (47 Ohm)
9	DB	\rightarrow	Digital Blue (47 Ohm)
10	/CSYNC		Composite Sync (47 Ohm)
11	/HSYNC		Horizontal Sync (47 Ohm)
12	/VSYNC	\rightarrow	Vertical Sync (47 Ohm)
13	GNDRTN		Digital Ground (for /XCLKEN) Don't connect with pin 16-20.
14	/PIXELSW	\rightarrow	Genlock overlay (47 Ohm)
15	/C1	\rightarrow	Clock out (47 Ohm)
16	GND		Video Ground
17	GND		Video Ground
18	GND		Video Ground
19	GND		Video Ground
20	GND		Video Ground
21	-12V	\rightarrow	-12 Volts DC (10 mA max) (A500/A600/A1200)
	-5V	\rightarrow	-5 Volts DC (10 mA max) (A1000/A2000/A3000/A4000)
22	+12V		+12 Volts DC (100 mA max)
23	+5V	\rightarrow	+5 Volts DC (100 mA max)

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

Amiga 1000 RF Monitor



8 PIN DIN "C" FEMALE at the computer.

Pin Name Description Not connected n/c 234567 **GND** Ground **AUDL** Audio Left **CVIDEO** Composite Video Ground Not connected n/c +12V +12 VDC **AUDR** Audio Right

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: ?

CDTV Video Slot



(At the computer)

30 PIN ??? CONNECTOR at the computer.

Pin	Name	Description
1	GND	Video Ground
2	GND	Video Ground
	XCLK	External Genlock Clock (in)
4	R	Red (in to video card)
5	/XCLKEN	Enables External Clock on XCLK.
6	BR	Buffered Red (out from video card)
7	GND	Video Ground
8	G	Green (in to video card)
9	GMS0	Genlock mode 0 (from computer, genlock button)
	BG	Buffered Green (out from video card)
	GMS1	Genlock mode 1 (from computer, genlock button)
12		Blue (in to video card)
		Genlock signal
	BB	Buffered Blue (out from video card)
	VSYNC	Vertical Sync (in to video card)
	CSYNC	Horizontal Sync (in to video card)
	HSYNC	Composite Sync (in to video card)
	BCSYNC	Buffered Composite Sync (out from video card)
	GND	Video Ground
	AUDR	Audio Right Output (from computer to RF modulator)
	DGND	Digital Ground
	AUDL	Audio Left Output (from computer to RF modulator)
	-12V	-12 VDC (can be -5 VDC instead)
	DGND	Digital Ground
	+12V	+12 VDC
	/CD/TV	CD/TV button. (Low=CDTV video on RF, High=Antenna)
	VCC	+5 VDC
28	/CCK	3.58 MHz color clock (C1 clock)
	GND	Video Ground
30	VCC	+5 VDC

Note: Used for RF-modulator usually.

Contributor: Joakim Ögren

Source: Darren Ewaniuk's CDTV Technical Information

http://nyquist.ee.ualberta.ca/~ewaniu/cdtv/cdtv-technical.html

PlayStation A/V

Availble on the Sony PlayStation Videogame.





(At the PlayStation)

12 PIN ?? at the PlayStation.

Pin Name Description

GND Ground 234567 RT Right Audio **GND** Ground

LT Left Audio S-Video Y

SYNC Composite Sync S-Video C 8 VGND Video Ground

9 Blue 10 +5V +5 VDC 11 Red G 12 Green

Contributor: Lawrence Wright < lwright@silk.net>

Source: Sony PlayStation A/V Pinout http://www.gamesx.com/psxav.htm

Commodore 1084 & 1084S (Analog)

(At the Monitor)

6 PIN DIN FEMALE at the Monitor.

Pin Name Description

Green

HSYNC Horizontal Sync

2 3 4 **GND** Ground 5 Blue

VSYNC Vertical Sync

Contributor: Joakim Ögren

Source: National Amiga's C1084 page http://www.interlog.com/~gscott/t-1084.html

Commodore 1084 & 1084S (Digital)



8 PIN DIN 'C' FEMALE at the Monitor.

Pin	Name	Description
1	n/c	Not connected
2	R	Red
3	G	Green
4	В	Blue
5		Intensity
6	GND	Ground
7	HSYNC	Horizontal Synd
8	VSYNC	Vertical Svnc

Contributor: Joakim Ögren

Source: National Amiga's C1084 page http://www.interlog.com/~gscott/t-1084.html

Commodore 1084d & 1084dS



(At the Monitor)

9 PIN D-SUB FEMALE at the Monitor.

Name	Analog Mode	Digital Mode
GND	Ground	Ground
GND	Ground	Ground
R	Red	Red
G	Green	Green
В	Blue	Blue
	n/c	Intensity
CSYNS	Composite Sync	n/c
HSYNC	n/c	Horizontal Syr
	GND R G B I CSYNS	GND Ground GND Ground R Red G Green B Blue

8 HSYNC n/c Horizontal Sync 9 VSYNC n/c Vertical Sync

Contributor: Joakim Ögren

Source: National Amiga's C1084d page http://www.interlog.com/~gscott/t-1084d.html

Atari Jaguar A/V

TOP (duh)

1A 2A 12A 3A 4A 7A 8A 10A 11A 3B 4B 7В 8B 10B 11B 12B



(At the Atari)

12 PIN ?? at the Atari.

Pin 1A 2A 3A 4A 5A 6A 7A 8A 9A 10A 11A 12A	Name AL AGND GND GND (chroma) B HSYNC G CHROMA GND ??? +5V ??? ?	Description Audio Left Audio Ground Ground Ground (Chroma) RGB Blue Horizontal sync RGB Green Chroma Ground ??? +5 VDC ??? +5 VDC ??? ?
1B 2B 3B 4B 5B 6B 7B 8B 9B 10B 11B 12B	AR AGND GND R CSYNC ? LGND LUM GND CVBSGND CVBS ?	Right audio Audio GND Ground RGB Red Composite (Vertical) Sync ? Luminance Ground Luminance Ground Composite Video Ground Composite Video ?

Contributor: Joakim Ögren

Source: Scooping out Jaguar RGB by Duncan Brown <BROWN_DU@Eisner.DECUS.Org> in Atari Explorer Online Vol.3 Issue 6 ktp://www.redsun.net/jaguar/aeo/aeo_0306.txt

SNES Video

Available on the Nintendo SNES.

12 10 8



(At the SNES)

UNKNOWN CONNECTOR at the SNES.

Pin Name Description

R Red (Requires 200 uF in series) 2 Green (Requires 200 uF in series)

CSYNC Composite Sync

Blue (Requires 200 uF in series)

5 6 Ground **GND GND** Ground 7 S-Video Y 8 S-Video C

9 **CVBS** Composite Video (NTSC)

10 +5V +5 VDC

11 L+R Left+Right Audio (Mono)

L-R Left-Right Audio (Used to calculate Stereo)

Contributor: Joakim Ögren

Source: Video Games FAQ (Part 3)

http://www.lib.ox.ac.uk/internet/news/faq/archive/games.video-games.faq.part3.html, Pinout from Radio Electronics April 1992

NeoGeo Audio/Video

Available on the NeoGeo videogame.



(At the Computer)

8 PIN DIN (DIN45326) FEMALE at the Computer.

Pin Name Dir Description

1 AOUT → Audio out

2 GND → Ground

3 VIDEO → Composite Video Out

4 +5V → +5 VDC

5 GREEN → Green Video

6 RED → Red Video

7 NSYNC → Negative Sync

8 BLUE → Blue Video

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren, Enzo <enzo@gaianet.net>, Steffen Kupfer <Steffen_Kupfer@compuserve.com>

Source: ?

Amstrad CPC6128 Monitor



(At the computer)

6 PIN DIN (DIN45322) FEMALE at the computer.


Pin Name

- 1 RED
- 2 GREEN
- 3 BLUE
- 4 SYNC
- 5 GNE
- 6 LUM

Contributor: Joakim Ögren, Agnello Guarracino <aggy@ooh.diron.co.uk>

Source: Amstrad CPC6128 User Instructions Manual

Amstrad CPC6128 Plus Monitor



8 PIN MINI-DIN FEMALE at the computer.

Pin NameDirDescription1NSYNC→ Sync?2GREEN→ Green3LUM→ Lumninace4RED→ Red5BLUE→ Blue6AOL→ Audio Output Left7AOR→ Audio Output Right8GND— Ground

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren, Colin Gaunt <c.gaunt@c-gaunt.prestel.co.uk>

Source: Amstrad 6128 Plus Home Computer Manual

Atari ST Monitor

NOT DRAWN

(At the Computer)

NOT DRAWN

(At the Devices)

13 PIN DIN FEMALE at the Computer.

13 PIN DIN MALE at the Devices.

Pin	Name	Description
1	AO	Audio Öut
2	CVIDEO	Composite Video
3	CS	Clock Select
4	MD	Monochrome Detect / Clock In
5	ΑI	Audio In
6	G	Green
7	R	Red
8	+12V	+12 VDC (520ST has GND)
9	HSYNC	Horizontal Sync
10	В	Blue
11	MVIDEO	Monochrome Video
12	VSYNC	Vertical Sync

Contributor: Joakim Ögren, Lawrence Wright lwright@silk.net, Steve & Sally Blair lwright@silk.net, Steve & Sally Blair lwright@silk.net, Steve & Sally Blair


Source: ?

13 GND

Please send any comments to Joakim Ögren.

Ground

Sun Video



(At the Computer)

13 PIN 13W3 FEMALE at the Computer.

Name	Description
GND	Ground*
VSYNC	Vertical Sync*
SENSE2	Sense #2
SENSEGND	Sense Ground
CSYNC	Composite Sync
HSYNC	Horizontal Sync*
GND	Ground*
	Sense #1
	Sense #0
	Composite Ground
	Red
GREEN/GRAY	Green/Gray
BLUE	Blue
	VSYNC SENSE2 SENSEGND CSYNC HSYNC GND SENSE1 SENSE0 CGND RED GREEN/GRAY

*) Considered obsolete, may not be connected.

Monitor-sense bits defined as:

Value Bit 2 Bit 1 Bit 0 Resolution

0	0	0	0	?
1	0	0	1	Reserved
2	0	1	0	1280 x 1024 76Hz
3	0	1	1	1152 x 900 66Hz
4	1	0	0	1152 x 900 76Hz 19"
5	1	0	1	Reserved
6	1	1	0	1152 x 900 76Hz 16-17"
7	1	1	1	No monitor connected

See http://cvs.anu.edu.au:80/monitorconversion/ http://cvs.anu.edu.au:80/monitorconversion/ and http://rugmd0.chem.rug.nl/~everdij/hitachi.html


http://rugmd0.chem.rug.nl/~everdij/hitachi.html for info on attaching old workstation monitors to VGA boards.

Contributor: Joakim Ögren

Source: Tommy's pinout Collection http://csgrad.cs.vt.edu/~tjohnson/pinouts by Tommy Johnson tjohnson@csgrad.cs.vt.edu

ZX Spectrun 128 RGB

Can be found at the Sinclair ZX Spectrum 128.



(At the monitor cable)

8 PIN DIN (DIN45326) FEMALE at the computer. 8 PIN DIN (DIN45326) MALE at the monitor cable.

Pin Name Dir Description

1 CVBS -- Composite Video (PAL, 75 ohms, 1.2V p-p)

2 GND Ground
3 BOUT → Bright Output
4 CSYNC → Composite Sync
5 VSYNC → Vertical Sync
6 G → Green

6 G → Gree 7 R → Red 8 B → Blue

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: Online ZX Spectrum 128 Manual Page 3

http://users.ox.ac.uk/~uzdm0006/Damien/speccy/128manua/sp128p03.html

3b1/7300 Video



(At the computer)

12 PIN IDC MALE at the computer.

Pin Name Description VSYNC Vertical Sync 2345678 **GND** Ground **HSYNC Horizontal Sync GND** Ground **VIDEO** Video **GND** Ground +12V +12 VDC **GND** Ground +12V +12 VDC 10 **SPK** Speaker SPK 11 Speaker 12

Contributor: Joakim Ögren

Source: Tommy's pinout Collection http://csgrad.cs.vt.edu/~tjohnson/pinouts by Tommy Johnson tjohnson@csgrad.cs.vt.edu

CM-8/CoCo RGB

Available on the Tandy/Radio Shack Color Computer (CoCo).

| 1 3 5 7 9 | | 2 4 8 10 |



(At the CoCo)

UNKNOWN CONNECTOR at the CoCo.

Pin Name Description GND Ground 2 **GND** Ground R Red G Green 5 В Blue 6 **KEY** No Pin 7 Audio **AUDIO HSYNC Horizontal Sync** 9 VSYNC Vertical Sync 10 No Connection n/c

Contributor: Joakim Ögren

Source: Tandy Color Computer FAQ http://www.io.com/~vga2000/saqs/coco.faq at Video Game Advantage's homepage http://www.io.com/~vga2000/

AT&T 53D410



(At the computer)

25 PIN D-SUB ??? at the computer.

	Name ?	Description ?
1 2 3 4 5 6 7 8 9	VSYNC HSYNC	Vertical Sync Horizontal Sync
5 6	VIDEO	Video
8 9	? VIDEO ? ? ? ? ? ? GND GND ? ? ? ? ?	? Video ? ? ? ? ? Ground Ground Ground ? ? ? ? ? ?
10 11 12	? ?	? ? ?
10 11 12 13 14 15 16 17	GND GND GND	Ground Ground Ground
16 17 18	? ?	? ? ?
18 19 20 21 22 23 24 25	?	? ? ?
22 23	?	· ? ?
24 25	?	?

Contributor: Joakim Ögren

Source: Tommy's pinout Collection http://csgrad.cs.vt.edu/~tjohnson/pinouts by Tommy Johnson tjohnson@csgrad.cs.vt.edu

AT&T 6300 Taxan Monitor



8 PIN DIN (DIN45326) FEMALE at the Monitor.

Pin Name Description

TEXT Special TEXT signal (??)

234567 R Red G Green В Blue Intensity

Signal Ground GND

HSYNC/CSYNC Horizontal or Composite Sync

VSYNC Vertical Sync

Contributor: Joakim Ögren

Source: Tommy's pinout Collection http://csgrad.cs.vt.edu/~tjohnson/pinouts by Tommy Johnson <tjohnson@csgrad.cs.vt.edu>

AT&T PC6300



(At the computer)

25 PIN D-SUB ??? at the computer.

1 2 3 4 5 6 8 9 10 11 12 3 14 15 6 17 18 19 22 23 24	MODEO n/c /DEGAUSS GND	Ground Ground Ground Ground Ground Ground Ground Ground Not connected Not connected +15 VDC
25	+15V	+15 VDC

Monochrome monitor: ID0 and ID1 are open

Color monitor: ID0 is 0, and ID1 is 1, probably 5V, not 15V

Contributor: Joakim Ögren

Source: Tommy's pinout Collection http://csgrad.cs.vt.edu/~tjohnson/pinouts by Tommy Johnson

<tjohnson@csgrad.cs.vt.edu>

Vic 20 Video



(At the computer)



(At the cable)

5 PIN DIN 180° (DIN41524) FEMALE at the Computer. 5 PIN DIN 180° (DIN41524) MALE at the Cable.

Pin Name Dir Description

1 +6V → +6 VDČ (10 mA max)

2 GND — Ground 3 AUDIO → Audio 4 VLOW → Video L

4 VLOW → Video Low (Unconnected ?)

5 VHIGH → Video High

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: CBM Memorial Page Pinouts http://www.vuse.vanderbilt.edu/~thompsbb/cbm_conn.txt

C64 Audio/Video



(At the computer)



(At the cable)

5 PIN DIN 180° (DIN41524) FEMALE at the Computer. 5 PIN DIN 180° (DIN41524) MALE at the Cable.

Pin Name Dir Description LUM Luminance **GND** 2 3 4 Ground

Video Out

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: ?

C65 Video

Available on the Commodore C65 computer.



(At the Computer)

9 PIN D-SUB MALE at the Computer.

Pin	Name	Dir	Description
1	GND		Ground
2	?		?
3	R	\rightarrow	Red
4	G	\rightarrow	Green
5	В	\rightarrow	Blue
6	?		?
7	CSYNC	\rightarrow	Composite Sync
8	HSYNC	\rightarrow	Horizontal Sync
9	VSYNC	\rightarrow	Vertical Sync

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: CBM Memorial Page Pinouts http://www.vuse.vanderbilt.edu/~thompsbb/cbm_conn.txt

C128 RGBI



(At the Computer)

9 PIN D-SUB FEMALE at the Computer.

Pin Name Description GND Ground 234567 **GND** Ground G Green В Blue **VIDEO** Composite Video **HSYNC** → Horizontal Sync VSYNC - Vertical Sync

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: Usenet posting in comp.sys.cbm, C128 screen cables http://www.vuse.vanderbilt.edu/~thompsbb/cbm_conn.txt by Marko Makela khttp://www.vuse.vanderbilt.edu/~thompsbb/cbm_conn.txt by Marko Makela khttp://www.vuse.vanderbilt.edu/~thompsbb/cbm_conn.txt by Marko Makela khttp://www.vuse.vanderbilt.edu/~thompsbb/cbm_conn.txt by Marko Makela khttp://www.vuse.vanderbilt.edu/<a href="mailto:kht

C128/C64C Video

Seems to be available on the C128 and the C64C (white colour). Compatible with cables for the 5 pin D-SUB on C64's.



(At the Computer)

8 PIN DIN (DIN45326) FEMALE at the Computer.

Pin Name Dir Description

1 LUM --> Luminance (monochrome video)

4 VOUT → Composite Video out

6 n/c - Not connected 7 n/c - Not connected

8 C → Chroma

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: CBM Memorial Page Pinouts http://www.vuse.vanderbilt.edu/~thompsbb/cbm_conn.txt

C16/C116/+4 Audio/Video

Available on Commodore C16/C116/+4 computers.



(At the Computer)

8 PIN DIN (DIN45326) FEMALE at the Computer.

Pin Name Description

LUM Luminance (monochrome video)

GND Ground Audio out **AOUT**

3 4 5 Composite Video out

Audio in (into the SID chip)

COLOR Color?

Not connected n/c

+5VDC +5 VDC

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren, Arwin Vosselman < 0 vosselman 01 @flnet.nl>

Sources: CBM Memorial Page Pinouts http://www.vuse.vanderbilt.edu/~thompsbb/cbm_conn.txt

Sources: SAMS Computerfacts CC8 Commodore 16.

CBM 1902A

Available on the Commodore CBM 1902A monitor.



(At the Monitor)

6 PIN DIN FEMALE at the Monitor.

Pin Name Dir **Description**

n/c Not connected

AUDIO Audio **GND**

3 C

n/c Not connected

Luminance

Note: Direction is Monitor relative Computer.

Contributor: Joakim Ögren

Source: comp.sys.cbm General FAQ v3.1 Part 7

http://www.lib.ox.ac.uk/internet/news/faq/archive/cbm-main-faq.3.1.p7.html

Spectravideo SVI318/328 Audio/Video



(At the computer)

5 PIN DIN 180° (DIN41524) FEMALE at the computer.

Pin Name Description

+5v Power

2 **GND** System ground

AUDIO Audio out


VIDEO Composite Video out

RF VID RF Video out

Contributor: Rob Gill <gillr@mailcity.com>

Source: Spectravideo SVI 328 mk II User Manual

PC Gameport



15 PIN D-SUB FEMALE at the computer. 15 PIN D-SUB MALE at the joystick cable.

Pin Name Dir Description +5V +5 VDC 2 /B1 Button 1 X1 Joystick 1 - X **GND** Ground 5 6 7 **GND** Ground **Y1** Joystick 1 - Y /B2 **Button 2** 8 +5V +5 VDC 9 +5 VDC +5V 10 /B4 **Button 4** 11 X2 Joystick 2 - X 12 **GND** 13 Y2 Joystick 2 - Y 14 /B3 **Button 3** +5V +5 VDC

Note: Direction is Computer relative Joystick.


Note: Use 100kohm resistor.

Contributor: Joakim Ögren

Source: ?

PC Gameport+MIDI

Some soundcards have some MIDI signals included in their Gameport. Ground and VCC has been used for this.



15 PIN D-SUB FEMALE at the computer. 15 PIN D-SUB MALE at the joystick cable.

	Name +5V		Description +5 VDC
1 2	+5 v /B1		Button 1
3	X1		Joystick 1 - X
4	GND	$\overline{}$	Ground
5	GND		
6	Y1		Joystick 1 - Y
7	/B2	\equiv	Button 2
8	+5V	_	+5 VDC
9	+5V +5V		+5 VDC +5 VDC
9 10	+5 v /B4		
10	X2		Button 4
	· ·-		Joystick 2 - X
12	MIDITXD		MIDI Transmit
13	Y2		Joystick 2 - Y
14	/B3	_	Button 3
15	MIDIRXD	•	MIDI Receive


Note: Direction is Computer relative Joystick.

Note: Use 100 kohm resistor.

Contributor: Joakim Ögren

Source: ?

Amiga Mouse/Joy



9 PIN D-SUB MALE at the computer. 9 PIN D-SUB FEMALE at the mouse/joy cable.


Pin	Mouse/Trackbal	IL ightpen	Digital Joystic	Paddle	Dir	Comment
1	V-pulse	n/c	/FÖRWARD	BUTTON 3	•	
2	H-pulse	n/c	/BACK	n/c	\leftarrow	
3	VQ-pulse	n/c	/LEFT	BUTTON 1	•	
4	HQ-pulse	n/c	/RIGHT	BUTTON 2	•	
5	BUTTON 3(M)	Penpress	n/c	PotX	\leftrightarrow	
6	BUTTON 1(L)	/Beamtrigger	/BUTTON 1	n/c	\leftrightarrow	
7	+5V	+5V	+5V	+5V	\rightarrow	50 mA max
8	GND	GND	GND	GND		
9	BUTTON 2(R)	BUTTON 2	BUTTON 2	PotY	\leftrightarrow	

Note: Direction is Computer relative Device. Note: Pot is a linear 470 kOhm (±10 %)

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

C64 Control Port



9 PIN D-SUB MALE at the computer.9 PIN D-SUB FEMALE at the joystick cable.

Control Port 1

Pin	Name	Dir	Comment
1	JOYA0	4	
2	JOYA1	4	
3	JOYA2	4	
4	JOYA4	4	
5	POT AY	\leftrightarrow	
6	BUTTON A/LP	\leftrightarrow	
7	+5V	\rightarrow	50 mA max
8	GND		
9	POT AX	\leftrightarrow	

Control Port 2

Pin	Name	Dir	Comment
1	JOYB0	4	4
2	JOYB1	4	
3	JOYB2	4	
4	JOYB4	4	
5	POT BY	\leftrightarrow	
6	BUTTON B	\leftrightarrow	
7	+5V	\rightarrow	50 mA max
8	GND		000
9	POT BX	\leftrightarrow	

Note: Direction is Computer relative Device. Note: Pot is a linear 470 kOhm (±10 %)

Contributor: Joakim Ögren, Arwin Vosselman <0vosselman01@flnet.nl>

Sources: Amiga 4000 User's Guide from Commodore Sources: Commodore 64 Programmer's Reference Guide

C16/C116/+4 Joystick

Available on the Commodore C16, C116 and +4 computers.



(At the computer)

8 PIN MINI-DIN FEMALE at the computer.

Joystick 1

Pin	Name	Dir	Comment
1	JOYA0	-	
2	JOYA1	-	
3	JOYA2	-	
4	JOYA3	-	
5	+5VDC	\rightarrow	
6	BUTTON A	?	
7	GND		Q=
8	COMMON A?	?	Is connected to DATA2 thru a buffer.

Joystick 2


Pin	Name	Dir	Comment
1	JOYB0	4	
2	JOYB1	4	<u> </u>
3	JOYB2	4	
4	JOYB3	4	
5	+5VDC	\rightarrow	
6	BUTTON B	?	
7	GND		
8	COMMON B?	?	Is connected to DATA1 thru a buffer

Note: Direction is Computer relative Device.

Contributor: Joakim Ögren, Arwin Vosselman < 0 vosselman 01 @flnet.nl>

Source: SAMS Computerfacts CC8 Commodore 16.

MSX Joystick



9 PIN D-SUB MALE at the computer.9 PIN D-SUB FEMALE at the joystick cable.

Pin	Name	Dir	Description
1	/FORWARD	\leftarrow	Forward
2	/BACK	\leftarrow	Backward
3	/LEFT	\leftarrow	Left
4	/RIGHT	\leftarrow	Right
5	+5V	\rightarrow	+5 VDC (50mA max)
6	/TRG1	\leftrightarrow	Trigger A / Output 1
7	/TRG2	\leftrightarrow	Trigger A / Output 1
8	OUTPUT	\rightarrow	Output 3
9	GND		Signal Ground

Note: Direction is Computer relative Joystick.

Warning: Pin 5 is +5V on MSX and Mouse Button 2 on Amiga. Since Amiga mousebutton is active low, connecting an Amiga mouse to a MSX and pressing mousebutton 2 will shortcut the supply voltage.

Contributor: Joakim Ögren

Source: Mayer's SV738 X'press I/O map http://www.freeflight.com/fms/MSX/Portar.txt

SGI Mouse (Model 021-0004-002)

(At the Computer)

9 PIN D-SUB ??? at the Computer.

Pin Name Dir Description

+5V +5 VDC

-5V -5 VDC

2 3 4 Not connected n/c n/c Not connected

MTXD Data

Not connected Not connected n/c Not connected **GND** Ground

Note: Direction is Computer relative Mouse.


Contributor: Joakim Ögren

Source: Tommy's pinout Collection http://csgrad.cs.vt.edu/~tjohnson/pinouts by Tommy Johnson

<tjohnson@csgrad.cs.vt.edu>

Macintosh Mouse

Available on Macintosh Mac Plus and earlier.



9 PIN D-SUB FEMALE at the computer. 9 PIN D-SUB MALE at the mouse cable.


Pin Name Dir **Description** CGND Chassis ground +5V +5 VDC CGND Chassis ground Horizontal movement line (connected to VIA PB4 line) X1 Horizontal movement line (connected to SCC DCDA-line) Not connected n/c SW-Mouse button line (connected to VIA PB3) Y2 Vertical movement line (connected to VIA PB5 line) Vertical movement line (connected to SCC DCDB-line)

Note: Direction is Computer relative Mouse.

Contributor: Ben Harris <bjh@mail.dotcom.fr>

Source: Apple Tech Info Library, Article ID: TECHINFO-0001424

Atari Mouse/Joy



9 PIN D-SUB MALE at the computer. 9 PIN D-SUB FEMALE at the mouse/joy cable.

Pin	Mouse	Joystick	Dir	Comment
1	XB	UP	•	
2	XA	DOWN	•	
3	YA	LEFT	•	
4	YB	RIGHT	•	
5	n/c	n/c	-	
6	LEFTBUTTON	FIRE	•	
7	+5V	+5V	\rightarrow	
8	GND	GND		
9	RIGHTBUTTON	res	•	

Note: Direction is Computer relative Device.

Source: ?

Atari Enhanced Joystick

Can be found at Atari Falcon, Jaguar & STe.



(At the computer)


UNKNOWN CONNECTOR at the computer.

Pin	Name	Description
1	UP0	Up 0
2	DOWN0	Down 0
	LEFT0	Left 0
4	RIGHT0	Right 0
5	PAD0Y	Paddle 0 Y
6	FIREO/LIGHT GUN	Fire 0/Lightgun
	VCC	+5 VDC
8	n/c	Not connected
9	GND	Ground
10	FIRE2	Fire 2
11	UP2	Up 2
12	DOWN2	Down 2
13	LEFT2	Left 2
14	RIGHT2	Right 2
15	PAD0X	Paddle 0 X

Contributor: Joakim Ögren

Source: Do-It-Yourself Atari Jaguar Controller <a href="mailto://dcpu1.cs.york.ac.uk:6666/~andrew/atari/DIYjoypad.txt-by-Andrew Hague dcpu1.cs.york.ac.uk: Box (ac.uk) (

Atari 2600 Joystick



9 PIN D-SUB MALE at the Atari.9 PIN D-SUB FEMALE at the joystick cable.

Pin Color Dir Description

1 WHT ← Up 2 BLU ← Down 3 GRN ← Left 4 BRN ← Right

5 n/c - Not connected

6 ORG — Button

7 n/c - Not connected 8 BLK — Ground(-) 9 n/c - Not connected

Note: Direction is Computer relative Joystick.

Note: Connect Direction/Button to Ground for action.

Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ

, Pinout by Greg Alt <galt@cs.utah.edu

Atari 5200 Joystick



(At the Atari)

UNKNOWN CONNECTOR at the Atari.


Pin Description

- 1 Keypad -- right column
- 2 Keypad -- middle column
- 3 Keypad -- left column
- 4 Start, Pause, and Reset common
- 5 Keypad -- third row and Reset
- 6 Keypad -- second row and Pause
- 7 Keypad -- top row and Start
- 8 Keypad -- bottom row
- 9 Pot common
- 10 Horizontal pot (POT0, 2, 4, 6)
- 11 Vertical pot (POT1, 3, 5, 7)
- 12 5 volts DC
- 13 Bottom side buttons (TRIG0, 1, 2, 3)
- 14 Top side buttons
- 15 0 volts -- ground

Contributor: Joakim Ögren, Eric Parent <eparent@equinox.shaysnet.com>

Source: Classic Atari 2600/5200/7800 Game Systems FAQ http://www.dhp.com/~sloppy/files/classic/atari/atari.faq

Atari 7800 Joystick



9 PIN D-SUB MALE at the Atari.9 PIN D-SUB FEMALE at the joystick cable.

Pin Color Dir Description WHT Up 2 Down 3 GRN Right Button (R)ight (-) 6 ORG Both buttons (+) Not connected n/c 8 Ground(-) Button (L)eft (-)

Note: Direction is Computer relative Joystick.

Note: Connect Direction and Button(L/R) to Ground for action. And Both Button to Button L


and Button R for action.

Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ http://www.dhp.com/~sloppy/files/classic/atari/atari.fag

Amstrad Digital Joystick

Available at the Amstrad CPC6128 and CPC6128 Plus.



9 PIN D-SUB MALE at the Computer. 9 PIN D-SUB FEMALE at the Joystick cable.

Digital Joystick 1

Pin	Name	Dir	Description
1	UP	•	Up .
2	DOWN	-	Down
3	LEFT	-	Left
4	RIGHT	-	Right
5	n/c	-	Not connected
6	FIRE2	-	Fire button 2
7	FIRE1	-	Fire button 1
8	GND		Ground
9	GND		Ground

Digital Joystick 2

Pin	Name	Dir	Description
1	UP	4	Up .
2	DOWN	4	Down
3	LEFT	4	Left
4	RIGHT	4	Right
5	n/c	-	
6	FIRE2	4	Fire button 2
7	FIRE1	4	Fire button 1
8	GND		Ground
9	n/c	-	Not connected

Note: Direction is Computer relative Joystick.

Contributor: Joakim Ögren, Colin Gaunt <c.gaunt@c-gaunt.prestel.co.uk>, Agnello Guarracino <aggy@ooh.diron.co.uk>

Source: Amstrad 6128 Plus Home Computer Manual Source: Amstrad CPC6128 User Instructions Manual

NeoGeo Joystick

Available on the NeoGeo videogame.



(At the Computer)

14 PIN CANNON (2 ROWS) ?? at the Computer.

Could anyone please tell me what kind of connector it has.

Pin	Name	Dir	Description
1	GND		Ground
2	n/c	-	Not connected
3	SELECT	-	Select Button
4	BUTTOND	\leftarrow	"D" Button
5	BUTTONB	4	"B" Button
6	RIGHT	4	Right
7	DOWN	4	Down
8	n/c	-	Not connected
9	BUTTOND	4	"D" Button, again?
10		-	Not connected
11	START	4	Start Button
12	BUTTONC	4	"C" Button
13	BUTTONA	4	"A" Button
14	LEFT	4	Left
15	UP	•	Up

Note: Direction is Computer relative Joystick.

Contributor: Joakim Ögren, Enzo <enzo@gaianet.net>

Source: ?

Keyboard (5 PC)



(At the computer)

5 PIN DIN 180° (DIN41524) FEMALE at the computer.

Pin Name Description Technical

CLOCK Clock CLK/CTS, Open-collector

2 **DATA** RxD/TxD/RTS, Open-collector Data


n/c Not connected Reset on some very old keyboards.

GND VCC +5 VDC

Contributor: Joakim Ögren

Source: ?

Keyboard (6 PC)



6 PIN MINI-DIN FEMALE (PS/2 STYLE) at the computer.

Pin Name Dir
1 DATA

Conversely by the point of the poi

Note: Direction is Computer relative Keyboard. Contributor: Joakim Ögren, Gilles Ries <gries @glo.be>

Continuator. Courtin Cyron, Cinco raco (gric

Source: ?

Keyboard (XT)



(At the computer)

5 PIN DIN 180° (DIN41524) FEMALE at the computer.

Pin Name DescriptionTechnical

1 CLK Clock CLK/CTS, Open-collector

2 DATA Data RxD, Open-collector

2 DATA Data 3 /RESET Reset

4 GND Ground 5 VCC +5 VDC

Contributor: Joakim Ögren

Source: ?

Keyboard (5 Amiga)



(At the computer)

5 PIN DIN 180° (DIN41524) FEMALE (A1000/A2000/A3000) at the computer.

Pin A1000 A2000/A3000

+5 Volts KCLK

CLOCK KDAT

2 DATA n/c

GND GND

+5 Volts n/c

Contributor: Joakim Ögren , Rob Gill <gillr@mailcity.com>

Source: ?

Keyboard (6 Amiga)

(At the computer)

6 PIN MINI-DIN FEMALE (PS/2 STYLE) (A4000/CD32/CDTV) at the computer.

Pin Name Description

/DATA Data

2 n/c Not connected

GND Ground

+5 Volts DC (100 mA max)

Not connected n/c

Note: Direction is Computer relative Keyboard.

Contributor: Joakim Ögren, Dirk Duesterberg <duesterb@unixserv.rz.fh-hannover.de>

Source: Amiga 4000 User's Guide from Commodore

Keyboard (Amiga CD32)

The Amiga CD32 keyboard connector also includes a serialport.

(At the computer)

6 PIN MINI-DIN FEMALE (PS/2 STYLE) at the computer.

Pin Name Description /DATA Data

Transmit Data (0-5V and reversed) /TxD

34

+5 Volts DC (100 mA max)

CLOCK Clock

Receive Data (0-5V and reversed)

Note: Direction is Computer relative Keyboard.

Contributor: Joakim Ögren, Dirk Duesterberg <duesterb@unixserv.rz.fh-hannover.de>

Source: CD32 keyboard port info <ftp://ftp.demon.co.uk/pub/amiga/docs/cd32-pinouts.txt>, usenet posting by Klaus Hegemann < Klaus Hegemann @ punk.fido.de>.

Macintosh Keyboard

Available on Macintosh Mac Plus and earlier.

NOT DRAWN YET...

(At the Computer)

NOT DRAWN

(At the Keyboard)

RJ11 FEMALE CONNECTOR at the Computer. RJ11 MALE CONNECTOR at the Keyboard.

Pin Name Dir 1 CGND —

Description

Chassis ground Keyboard clock

3 KBD2 ? Keyboard data

4 +5V → +5 VDC

Note: Direction is Computer relative Keyboard.

Contributor: Ben Harris <bjh@mail.dotcom.fr>

Source: Apple Tech Info Library, Article ID: TECHINFO-0001424

AT&T 6300 Keyboard

?**?**?

(At the Computer)

9 PIN D-SUB ??? at the Computer.


Pin	Name	Description

DATA Data 2 3 4 **CLOCK Clock GND** Ground **GND** Ground +12V +12 VDC Not connected Not connected 8 n/c Not connected n/c Not connected

Contributor: Joakim Ögren

Source: Tommy's pinout Collection http://csgrad.cs.vt.edu/~tjohnson/pinouts by Tommy Johnson tjohnson@csgrad.cs.vt.edu

Internal Diskdrive



(At the computer & diskdrives)

34 PIN IDC MALE at the computer & diskdrives.

Pin	Name	Dir	Description
2	/REDWC	\rightarrow	Density Select
4	n/c		Reserved
6	n/c		Reserved
8	/INDEX	—	Index
10	/MOTEA	\rightarrow	Motor Enable A
12	/DRVSB	\rightarrow	Drive Sel B
14	/DRVSA	\rightarrow	Drive Sel A
16	/MOTEB	\rightarrow	Motor Enable B
18	/DIR	\rightarrow	Direction
20	/STEP	\rightarrow	Step
22	/WDATE	\rightarrow	Write Data
24	/WGATE	\rightarrow	Floppy Write Enable
26	/TRK00	—	Track 0
	/WPT	—	Write Protect
	/RDATA	—	Read Data
	/SIDE1	\rightarrow	Head Select
34	/DSKCHG	\rightarrow	Disk Change

Note: Direction is Computer relative Diskdrive.

Note: All odd pins are GND, Ground.

Note: Can be an Edge-connector on old PC's.

Contributor: Joakim Ögren

Source: ?

8" Floppy Diskdrive



(At the computer)

50 PIN EDGE or IDC at the computer??.

Pin Name Dir Description /REDWC Reduced Write Current 4 n/c Reserved 6 n/c Reserved 8 n/c Reserved /FD2S Disk is two sided Disk has been changed/door open /DCG Side select /SIDE /DLOCK Door lock Head load /HLD /INDEX Index Pulse /READY Ready 24 n/c Not connected 26 Select Drive 1 /SEL1 /SEL2 Select Drive 2 /SEL3 Select Drive 3 32 /SEL4 Select Drive 4 34 /DIR Direction 36 /STEP Step /WDAT Write data /WGAT 40 Write gate Track 00 (Zero) /TR00 /WPROT Write protect /RDATA Read data 48 n/c Not connected 50 n/c Not connected


Note: Direction is Computer relative Diskdrive.

Note: All odd pins are GND, Ground.

Contributor: Joakim Ögren, Dennis Painter <dwp@rocketmail.com>

Source: ?

Amiga External Diskdrive



(At the Amiga)

23 PIN D-SUB FEMALE at the Amiga.


Pin	Name	Dir	Description
1	/RDY	\leftrightarrow	Disk Ready
2	/DKRD		Disk Read Data
3	GND		Ground
4	GND		Ground
5	GND		Ground
6	GND		Ground
7	GND		Ground
8			Disk Motor Control
9	/SEL2		Select Drive 2
	/DRES		Disk Reset
	/CHNG		Disk Removed From Drive-Latched Low
12	+5V	\rightarrow	+5 Volts DC (250 mA max)
	/SIDE		Select Disk Side (0=Upper, 1=Lower)
14	/WPRO		Disk is Write Protected
	/TKO		Drive Head position over Track 0
16	/DKWE		Disk Write Enable
	/DKWD		Disk Write Data
	/STEP		Step the Head-Pulse, First low, then high
	DIR		Select Head Direction (0=Inner, 1=Outer)
	/SEL3		Select Drive 3
	/SEL1		Select Drive 1
	/INDEX	OC	Disk Index Pulse
23	+12V	\rightarrow	+12 Volts DC (160 mA max, 540 mA surge

Note: Direction is Computer relative Diskdrive.

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

MSX External Diskdrive



25 PIN D-SUB FEMALE at the Computer.

Description Pin Name +12V +12 VDC 1 2 +5V +5 VDC 3 +5V +5 VDC /INDEX Sector hole passed sensor /DSEL1 Drive Select 1 6 DIR Direction (0=In, 1=Dir) 7 /STEP Moves head 1 step in DIR direction. 8 WRITEDATA Write Data 9 /WRITEGATE Write Gate Head is over Track 00 (outermost track) /TRACK00 /WRITEPROTECT Write protected disk (0=Write protected) READDATA Data read from diskette. /SIDESELECT Side Select (0=Side 1, 1=Side 0) +12V +12 VDC 15 +12V +12 VDC +5V +5 VDC 16 /DSEL1 Select Drive 0 18 /MOTOR Motor On 19 READY Ready 20 **GND** Ground GND **GND** 23 24 GND Ground GND Ground

Note: Direction is Computer relative Diskdrive.

Contributor: Joakim Ögren

Source: Mayer's SV738 X'press I/O map http://www.freeflight.com/fms/MSX/Portar.txt

Amstrad CPC6128 Diskdrive 2

1 33 (At the computer)

34 PIN MALE EDGE at the computer.

Pin Name

- 1 READY
- 2 GND 3 SIDE
- 3 SIDE 1 SELECT
- 4 GND
- 5 READ DATA
- 6 GND
- 7 WRITE PROTECT
- 8 GND
- 9 TRACK 0
- **10 GND**
- 11 WRITE GATE
- **12 GND**
- 13 WRITE DATA
- 14 GND
- 15 STEP
- **16 GND**
- 17 DIRECTION SELECT
- 18 GND
- 19 MOTOR ON
- 20 GND
- 21 n/c
- **22 GND**
- 23 DRIVE SELECT 1
- 24 GND
- 25 n/c
- **26 GND**
- 27 INDEX
- 28 **GND**
- 29 n/c
- 30 GND
- 31 n/c
- 32 GND
- 33 n/c
- **34 GND**

Contributor: Joakim Ögren, Agnello Guarracino <aggy@ooh.diron.co.uk>

Source: Amstrad CPC6128 User Instructions Manual

Amstrad CPC6128 Plus External Diskdrive

????

(At the Computer)

36 PIN D-SUB MALE at the Computer.

Pin	Name	Dir	Description
1	n/c	-	Not connected
3	n/c	-	Not connected
5	n/c	-	Not connected
7	NINDEX	?	
9	n/c	-	Not connected
11	NDSEL1	?	
13	n/c	-	Not connected
15	NMOTOR	?	
17	NDSEL	?	
19	NSTEP	\rightarrow	Step head
21	NWDATA	\rightarrow	Write Data
23	NWGATE	\rightarrow	Write Gate
25	NTK00	—	Track 00
27	NWRPT	—	Write Protect
29	NRDDTA	—	Read Data
31	NSIDE1	?	
33	NREADY	?	
35	n/c		Not connected

Note: Direction is Computer relative Diskdrive.

Note: All even pins are GND, Ground.

Contributor: Joakim Ögren, Colin Gaunt <c.gaunt@c-gaunt.prestel.co.uk>

Source: Amstrad 6128 Plus Home Computer Manual

Macintosh External Drive

NOT
PRAWN
YET...

(At the Computer)

RAWN
YET...

(At the Diskdrive)

19 PIN D-SUB FEMALE at the Computer. 19 PIN D-SUB MALE at the Diskdrive.

Pin	Name	Dir	Description
1	CGND		Chassis ground
2	CGND		Chassis ground
3	CGND		Chassis ground
4	CGND		Chassis ground
5	-12V	\rightarrow	-12 VDC
6	+5V	\rightarrow	+5 VDC
7	+12V	\rightarrow	+12 VDC
8	+12V	\rightarrow	+12 VDC
9	n/c	-	Not connected
10	PWM	?	Regulates speed of the drive
11	CA0	?	Control line to send commands to the drive
12	CA1	?	Control line to send commands to the drive
13	CA2	?	Control line to send commands to the drive
14	LSTRB	?	Control line to send commands to the drive
15	WrReq-	?	Turns on the ability to write data to the drive
16		?	Control line to send commands to the drive
17	Enbl2-	?	Enables the Rd line (else Rd is tristated)
18	Rd	4	Data actually read from the drive
19	Wr	\rightarrow	Data actually written to the drive

Note: Direction is Computer relative Diskdrive.

Contributor: Ben Harris <bjh@mail.dotcom.fr>

Source: Apple Tech Info Library, Article ID: TECHINFO-0001424

Atari Floppy Port

NOT DRAWN

(At the Computer)

NOT DRAWN

(At the Diskdrive)


14 PIN DIN FEMALE at the Computer. 14 PIN DIN MALE at the Diskdrive.

Pin	Name	Description
1	RD	Read Data
2	SIDE0	Side 0 Select
3	GND	Ground
4	INDEX	Index
5	SEL0	Drive 0 Select
6	SEL1	Drive 1 Select
7	GND	Ground
8	MOTOR	Motor On
9	DIR	Direction In
10	STEP	Step
11	WD	Write Data
12	WG	Write Gate
13	TRK00	Track 00
14	WP	Write Protect

Source: ?

SCSI Internal (Single-ended)

SCSI=Small Computer System Interface.
Based on an original design by Shugart Associates. SCSI was ratified in 1986.



50 PIN IDC MALE at the controller & harddisk. 50 PIN IDC FEMALE at the cable.

Pin	Name	Dir	Description
2	DB0	\leftrightarrow	Data Bus 0
4	DB1	\leftrightarrow	Data Bus 1
6	DB2	\leftrightarrow	Data Bus 2
8	DB3	-	Data Bus 3
10	DB4	-	Data Bus 4
12	DB5	-	Data Bus 5
14	DB6	-	Data Bus 6
16	DB7	-	Data Bus 7
18		24	Data Parity (odd Parity)
20			Ground
22		=	Ground
24		=	Ground
26		\equiv	Termination Power
28			Ground
30		_	Ground
	/ATN	-	Attention
	GND		Ground
36		+	Busy
38		-	Acknowledge
40		\leftrightarrow	Reset
	/MSG	\rightarrow	Message
	/SEL	\leftrightarrow	Select
	/C/D	\rightarrow	Control/Data
48		\rightarrow	Request
50	/I/O	\rightarrow	Input/Output


Note: Direction is Device relative Bus (other Devices).

All odd-numbered pins, except pin 25, are connected to ground. Pin 25 is left open.

Contributor: Joakim Ögren

Source: ?

SCSI Internal (Differential)



50 PIN IDC MALE at the controller & harddisk. 50 PIN IDC FEMALE at the cable.


30 -ATN 31 GND 32 GND 33 +BSY 34 -BSY 35 +ACK 36 -ACK 37 +RST 38 -RST 39 +MSG 40 -MSG 41 +SEL 42 -SEL -Attention Ground Ground HBus is busy HAcknowledge HAcknowledge HAcknowledge HAcknowledge HReset HReset HBus is busy HAcknowledge HAcknowledge HAcknowledge HBus is busy HAcknowledge HAckn	31 GND 32 GND 33 +BSY 34 -BSY 35 +ACK 36 -ACK 37 +RST 38 -RST 39 +MSG 40 -MSG 41 +SEL	- - WR -	Ground Ground +Bus is busy -Bus is busy +Acknowledge -Acknowledge +Reset -Reset +Message -Message +Select -Select	
43 +C/D → +Control or Data 44 -C/D → -Control or Data				

Note: Direction is Device relative Bus (other Devices).

Contributor: Joakim Ögren, Karsten Wenke <Karsten.Wenke@t-online.de>

Source: ?

SCSI External Centronics 50 (Single-ended)




50 PIN CENTRONICS FEMALE at the controller & devices. 50 PIN CENTRONICS MALE at the cable.

Note: Direction is Device relative Bus (other Devices).

Contributor: Joakim Ögren

Source: ?

SCSI External Centronics 50 (Differential)



50 PIN CENTRONICS FEMALE at the controller & devices. 50 PIN CENTRONICS MALE at the cable.

01 02 03 04 05 06 07 08 90 10 11 11 11 11 11 11 11 11 11 11 11 11	Name GND +DB0 +DB1 +DB2 +DB3 +DB4 +DB5 +DB6 +DB7 +DBP DIFFSENS res TERMPWR res +ATN GND +BSY +ACK +RST +MSG +SEL +C/D +REQ +I/O GND -DB1 -DB2 -DB3 -DB4 -DB5 -DB7 -DB7 -DB7 -DB7 -DB7 -DB7 -DB7 -DB7		Description Ground +Data Bus 0 +Data Bus 1 +Data Bus 2 +Data Bus 3 +Data Bus 5 +Data Bus 6 +Data Bus 7 +Data Bus Parity (odd Parity) ??? Reserved Termination Power Reserved +Attention Ground +Bus is busy +Acknowledge +Reset +Message +Select +Control or Data +Request +In/Out Ground Ground Ground Ground Ground -Data Bus 0 -Data Bus 1 -Data Bus 2 -Data Bus 3 -Data Bus 3 -Data Bus 4 -Data Bus 5 -Data Bus 6 -Data Bus Parity (odd Parity) Ground Reserved Termination Power Reserved
36	GND	+ + +	Ground
37	res		Reserved


43 -ACK -Acknowledge 44 -RST -Reset -Message -MSG -Select -C/D -Control or Data 48 -REQ -Request 49 -I/O **GND**

Note: Direction is Device relative Bus (other Devices).

Contributor: Joakim Ögren, Karsten Wenke <Karsten.Wenke@t-online.de>

Source: ?

SCSI-II External Hi D-Sub (Single-ended)



50 PIN HI-DENSITY D-SUB FEMALE at the controller & devices. 50 PIN HI-DENSITY D-SUB MALE at the cable.


Pin Name 1-25 GND 26 DB0 27 DB1 28 DB2 29 DB3 30 DB4 31 DB5 32 DB6 33 DB7 34 PARITY 35 GND 36 GND 37 GND 38 TMPWR 39 GND 40 GND 41 /ATN 42 n/c 43 /BSY 44 /ACK 45 /RST 46 /MSG 47 /SEL 48 /C/D 49 /REQ 50 /I/O	111 111	Description Ground Data Bus 0 Data Bus 1 Data Bus 2 Data Bus 3 Data Bus 4 Data Bus 5 Data Bus 6 Data Bus 7 Data Parity (odd Parity) Ground Ground Ground Termination Power Ground Attention Not connected Busy Acknowledge Reset Message Select Control/Data Request Input/Output
--	---------	---

Note: Direction is Device relative Bus (other Devices).

Contributor: Joakim Ögren

Source: ?

SCSI-II External Hi D-Sub (Differential)



50 PIN HI-DENSITY D-SUB FEMALE at the controller & devices. 50 PIN HI-DENSITY D-SUB MALE at the cable.

	Name	Dir	Description
01	GND		Ground
02	+DB0	*	+Data Bus 0
03 04	+DB1	\equiv	+Data Bus 1
05	+DB2 +DB3	\equiv	+Data Bus 2 +Data Bus 3
06	+DB3 +DB4	\equiv	+Data Bus 4
07	+DB5	\equiv	+Data Bus 5
08	+DB6	4	+Data Bus 6
09	+DB7	-	+Data Bus 7
10	+DBP	-	+Data Bus Parity (odd Parity)
11	DIFFSENS	?	???
12	res	-	Reserved
13	TERMPWR	\rightarrow	Termination Power
14	res	-	Reserved
15	+ATN	-	+Attention
16	GND	4.5	Ground
17 18	+BSY	7	+Bus is busy
19	+ACK +RST	\equiv	+Acknowledge +Reset
20	+MSG	\equiv	+Message
21	+SEL	4	+Select
22	+C/D	\rightarrow	+Control or Data
23	+REQ	\rightarrow	+Request
24	+I/O	\rightarrow	+In/Out
25	GND		Ground
26	GND		Ground
27	-DB0	+	-Data Bus 0
28	-DB1	*	-Data Bus 1
29	-DB2	\mathbf{T}	-Data Bus 2
30 31	-DB3 -DB4	\mathbf{I}	-Data Bus 3 -Data Bus 4
32	-DB4 -DB5	\mathbf{I}	-Data Bus 4 -Data Bus 5
33	-DB6	\blacksquare	-Data Bus 6
34	-DB7	-	-Data Bus Parity7
35	-DBP	\leftrightarrow	-Data Bus Parity (odd Parity)
36	GND		Ground
37	res	-	Reserved
38	TERMPWR	\leftrightarrow	Termination Power
39	res		Reserved
	-ATN	-	-Attention
	GND	4.5	Ground
42 43	-BSY -ACK	\mathbf{T}	-Bus is busy
43	-ACK		-Acknowledge


Note: Direction is Device relative Bus (other Devices).

Contributor: Joakim Ögren, Karsten Wenke <Karsten.Wenke@t-online.de>

Source: ?

SCSI External D-Sub (Future Domain)

Seems to be available on some Future Domain SCSI-controllers only.



25 PIN D-SUB FEMALE at the controller. 25 PIN D-SUB MALE at the cable.


Pin	Name	Dir	Description
1	GND		Ground
2	DB1	\leftrightarrow	Data Bus 1
3	DB3	\leftrightarrow	Data Bus 3
4	DB5	-	Data Bus 5
5	DB7	-	Data Bus 7
4 5 6	GND		Ground
7	/SEL	-	Select
8	GND		Ground
9	TMPWR	4	Termination Power
10	/RST		Reset
11	C/D		Control/Data
12	I/O		Input/Output
13	GND	_	Ground
14		_	Data Bus 0
15	DB0 DB2	$\boldsymbol{\pi}$	Data Bus 2
16	DB2 DB4	$\boldsymbol{\pi}$	Data Bus 4
17	DB4 DB6	\mathbf{I}	Data Bus 6
18 19		-	Data Parity
		$\overline{}$	Ground
	/ATN		Attention
21	/MSG	_	Message
22	/ACK	7.	Acknowledge
	BSY	+	Busy
	/REQ	\rightarrow	Request
25	GND		Ground

Note: Direction is Device relative Bus (other Devices).

Contributor: Joakim Ögren

Source: TheRef TechTalk http://theref.c3d.rl.af.mil

SCSI External D-Sub (PC/Amiga/Mac)



25 PIN D-SUB FEMALE at the controller. 25 PIN D-SUB MALE at the cable.

PIN	name	Dir	Description
1	/REQ	\rightarrow	Request
2	/MSG	\rightarrow	Message
3 4	I/O	\rightarrow	Input/Output
4	/RST		Reset
5	/ACK	•	Acknowledge
6	BSY		Busy
7	GND		Ground
8	DB0	\leftrightarrow	Data Bus 0
9	GND		Ground
10	DB3	\leftrightarrow	Data Bus 3
11	DB5	\leftrightarrow	Data Bus 5
12	DB6	\leftrightarrow	Data Bus 6
13	DB7	\leftrightarrow	Data Bus 7
14			Ground
15	C/D	\rightarrow	Control/Data
16	GND		Ground
17	/ATN	•	Attention
18	GND		Ground
19	/SEL		Select
20	PARITY	\leftrightarrow	Data Parity
21	DB1	\leftrightarrow	Data Bus 1
22		\leftrightarrow	Data Bus 2
23		\leftrightarrow	Data Bus 4
24			Ground
25	TMPWR	\leftrightarrow	Termination Power


Note: Direction is Device relative Bus (other Devices).

Contributor: Joakim Ögren

Source: ?

Novell and Procomp External SCSI

This interface is nowadays considered obsolete.



(At the controller)

37 PIN D-SUB FEMALE at the controller.

1 2 3 4 5 6 7 8 9 10 1 12 3 14 15 6 17 8 9 10 1 12 3 14 15 6 17 8 9 10 1 12 2 2 3 2 4 5 6 2 7 8 9 3 3 3 3 3 3 3 3 3 3 4	GND GND GND GND TERMPWR /DB0 /DB1 /DB2 /DB3 /DB4 /DB5 /DB6 /DB7 /DBP /ATN /BSY /ACK /RST /MSG /SEL /C/D	‡ ‡‡‡‡	Description Ground Termination Power Data Bus 1 Data Bus 2 Data Bus 3 Data Bus 3 Data Bus 4 Data Bus 5 Data Bus 5 Data Bus 5 Data Bus 7 Data Bus 7 Data Bus 7 Data Bus 7 Data Bus Parity Attention Busy Acknowledge Reset Message Select Control/Data Request Input/Output
---	---	---------------	---


Note: Direction is Device relative Bus (other Devices).

Contributor: Joakim Ögren, Randy Hoffman <runtime@borg.pulsenet.com>

Source: Black Box Corporation, FaxBack document for SCSI

IDE Internal

IDE=Integrated Drive Electronics.
Developed by Compaq and Western Digital.
Newer version of IDE goes under the name ATA=AT bus Attachment.



40 PIN IDC MALE at the controller & peripherals. 40 PIN IDC FEMALE at the cable.

123456789111314567890123456789012333333333333333333333333333333333333	GND IRQR /IOCS16 DA1 n/c		Description Reset Ground Data 7 Data 8 Data 6 Data 9 Data 5 Data 10 Data 4 Data 11 Data 3 Data 12 Data 2 Data 13 Data 1 Data 14 Data 0 Data 15 Ground Key Not connected Ground Write Strobe Ground Read Strobe Ground Address Latch Enable Not connected Ground Interrupt Request IO ChipSelect 16 Address 1 Not connected Address 0
35 36	n/c DA0 DA2 /IDE_CS0 /IDE_CS1 /ACTIVE	† † † † †	Not connected Address 0 Address 2 (1F0-1F7) (3F6-3F7) Led driver
40	GND	_	Ground


Note: Direction is Controller relative Devices (Harddisks).

Contributors: Joakim Ögren, Dan Williams < dan_williams@sunshine.net>

Source: ?

ATA Internal

ATA=AT bus Attachment.. Developed by Western Digital, Conner & Seagate ?.



40 PIN IDC MALE at the controller & peripherals. 40 PIN IDC FEMALE at the cable.

Note: Direction is Controller relative Devices (Harddisks).

Contributor: Joakim Ögren , Rob Gill <gillr@mailcity.com>


Source: ?



ATA (44) Internal

ATA=AT bus Attachment.

This connector is mostly used for 2.5" internal harddisks. See ATA for pin 1-40.



44 PIN IDC (0.75") MALE at the controller & peripherals. 44 PIN IDC (0.75") FEMALE at the cable.

```
Pin Name Dir Description
41 +5VL → +5 VDC (Logic)
42 +5VM → +5 VDC (Motor)
43 GND ← Ground
44 /TYPE → Type (0=ATA)
```

Note: Direction is Controller relative Devices (harddisks).


Contributor: Joakim Ögren, Nick Schirmer <nes@oz.net>

Source: ?

ESDI

ESDI=Enhanced Small Device Interface.

Developed by Maxtor in the early 1980's as an upgrade and improvement to the ST506 design.



34 PIN IDC MALE at the Controller.

20 PIN IDC MALE at the Controller.

34 PIN IDC FEMALE at the Harddisk.

20 PIN IDC FEMALE at the Harddisk.

Control connector

Pin Name Description 2 Head Sel 3

2	nead Sel 3
4	Head Sel 2
6	Write Gate
8	Config/Stat Data
10	Transfer Acknowledge
12	Attention
14	Head Sel 0
16	Sect/Add MK Found
18	Head Sel 1
20	Index
22	Ready
24	Transfer Request
26	Drive Sel 1
28	Drive Sel 2
30	Drive Sel 3
32	Read Gate
34	Command Data

Note: All odd are GND, Ground.

Data connector

Pin Name Description

1	Drive Selected
2	Sect/Add MK Found
3	Seek Complete
4	Address Mark Enable


5 6 7 8 9 (reserved, for step mode) **GND** Ground Write Clock+ Write Clock-Cartridge Changed Read Ref Clock+ 10 Read Ref Clock-11 12 GND Ground 13 NRZ Write Data+ 14 NRZ Write Data-15 16 GND Ground **GND** Ground 17 NRZ Read Data+ NRZ Read Data-18 19 GND Ground GND Ground Contributor: Joakim Ögren

Source: ?

ST506/412

Developed by Seagate.

Also known as MFM or RLL since these are the encoding methods used to store data. Seagate originally developed it to support their ST506 (5 MB) and ST412 (10 MB) drives. The first drives used an encoding method called MFM (Modified Frequency Modulation). Later a new encoding method was developed, RLL (Run Length Limited). RLL had the advantage that it was possible to store 50% more with it. But it required better drives. This is almost never an problem. Often called 2,7 RLL because the recording scheme involves patterns with no more than 7 successive zeros and no less than two.



34 PIN IDC MALE at the Controller.

20 PIN IDC MALE at the Controller.

34 PIN IDC FEMALE at the Harddisk.

20 PIN IDC FEMALE at the Harddisk.

Control connector

Pin	Name	Description
2		Head Sel 8
4		Head Sel 4
6 8		Write Gate
8		Seek Complete
10		Track 0
12		Write Fault
14		Head Sel 1
16	RES	(reserved)
18		Head Sel 2
20		Index
22		Ready
24		Step
26		Drive Sel 1
28		Drive Sel 2
30	41	Drive Sel 3
32		Drive Sel 4
34		Direction In

Note: All odd pins are GND, Ground.

Data connector


Pin 1	Name	Description Drive Selected
2	GND	Ground
2 3	RES	(reserved)
4	GND	Ground
5	RES	(reserved)
6	GND	Ground
7	RES	(reserved)
8	GND	Ground
9	RES	(reserved)
10	RES	(reserved)
11	GND	Ground
12	GND	Ground
13		Write Data+
14		Write Data-
15	GND	Ground
16	GND	Ground
17		Read Data+
18		Read Data-
19	GND	Ground
20	GND	Ground

Contributor: Joakim Ögren

Source: ?

Paravision SX-1 External IDE

Paravision was formerly Microbotics.



(At the controller)


37 PIN D-SUB FEMALE at the controller.

Contributor: Joakim Ögren

Source: SX-1 External IDE connector <ftp://ftp.demon.co.uk/pub/amiga/docs/cd32-pinouts.txt>, usenet posting by Mike Pinso <microbotics1@bix.com> at Paravision.



Mitsumi CD-ROM



40 PIN IDC MALE at the controller & CD-ROM. 40 PIN IDC FEMALE at the cable.

Pin Name Description

- 1 A0 Address Bit 0
- 2 GND Ground
- 3 A1 Address Bit 1
- 4 GND Ground
- 5 n/c Not connected
- 6 GND Ground
- 7 n/c Not connected
- 8 GND Ground
- 9 n/c Not connected
- 10 GND Ground
- 11 n/c Not connected
- 12 GND Ground
- 13 INT Interrupt
- 14 GND Ground
- 15 REQ Data request For DMA
- 16 GND Ground
- 17 ACK Data Acknowledge For DMA
- 18 GND Ground
- 19 RE Read Enable
- 20 GND Ground
- 21 WE Write Enable
- 22 GND Ground
- 23 EN Bus Enable
- 24 GND Ground
- 25 DB0 Data Bit 0
- 26 GND Ground
- 27 DB1 Data Bit 1
- 28 GND Ground
- 29 DB2 Data Bit 2
- 30 GND Ground 31 DB3 Data Bit 3
- 32 GND Ground
- 33 DB4 Data Bit 4
- 34 GND Ground
- 35 DB5 Data Bit 5
- 36 GND Ground
- 37 DB6 Data Bit 6
- 38 GND Ground
- 39 DB7 Data Bit 7
- 40 GND Ground


Contributor: Keith Solomon <zarathos@thorn.bluedream.com>

Source: SoundFX 16-bit Multimedia Kit Hardware Manual from Reveal





Panasonic CD-ROM



(at the controller & CD-ROM)

(at the cable.)

40 PIN IDC MALE at the controller & CD-ROM.

40 PIN IDC FEMALE at the cable.

Pin Name Description GND Ground 2 **RESET CD-Reset** 3 **GND** Ground 4 **GND** Ground GND Ground 6 MODE0 Operation Mode Bit 0 GND Ground 8 MODE1 Operation Mode Bit 1 9 **GND** Ground WRITE **CD-Write GND** Ground 11 12 **READ** CD-Read 13 GND Ground 14 ST0 CD-Status Bit 0 15 **GND** Ground 16 n/c No Connection GND Ground 18 n/c No Connection GND 19 Ground CD-Status Bit 1 20 ST1 GND Ground ΕN **CD-Data Enable GND** Ground ST2 CD-Status Bit 2 25 GND Ground CD-Status/Data Enable 26 S/DE GND Ground ST3 CD-Status Bit 3 GND ground 30 GND ground 31 D7 CD-Data 7 D6 CD-Data 6 **GND** 33 ground 34 D5 CD-Data 5 35 D4 CD-Data 4 36 D3 CD-Data 3 **GND** ground 38 D2 CD-Data 2 39 D1 CD-Data 1 CD-Data 0 D0


Contributor: Keith Solomon <zarathos@thorn.bluedream.com>

Source: SoundFX 16-bit Multimedia Kit Hardware Manual from Reveal





Sony CD-ROM



34 PIN IDC MALE at the controller & CD-ROM. 34 PIN IDC FEMALE at the cable.

1 2 3 4 5 6 7 8 9 10 11 11 11 11 11 11 11 11 11 11 11 11	ACK GND REQ GND INT GND A1 GND A0 GND	Description Reset Ground Data Bit 7 Ground Data Bit 6 Ground Data Bit 5 Ground Data Bit 4 Ground Data Bit 3 Ground Data Bit 2 Ground Data Bit 1 Ground Data Bit 0 Ground Write Enable Ground Read Enable Ground Data Acknowledge For DMA Ground Data Request For DMA Ground Interrupt Ground Address Bit 1 Ground Address Bit 0 Ground Address Bit 0 Ground Address Bit 0 Ground Address Bit 0 Ground Bus Enable Ground
34	שואט	Giodila

Contributor: Keith Solomon <zarathos@thorn.bluedream.com>

Source: SoundFX 16-bit Multimedia Kit Hardware Manual from Reveal

C64 Cassette



(At the computer)

6 PIN MALE EDGE at the computer.

Pin Name
A-1 GND
B-2 +5V
C-3 MOTOR
D-4 READ
E-5 WRITE
F-6 SENSE

Dir Description
Ground
H 5 Volts DC
Cassette Motor
Cassette Read
Cassette Write
Cassette Sense

Note: Direction is Computer relative Cassette.

Contributor: Joakim Ögren, Arwin Vosselman < 0 vosselman 01 @flnet.nl>

Source: Commodore 64 Programmer's Reference Guide

C16/C116/+4 Cassette

Available on the Commodore C16, C116 and +4 computers.



(At the computer)

7 PIN MINI-DIN FEMALE at the computer.

Note: Direction is Computer relative Cassette.

Contributor: Joakim Ögren, Arwin Vosselman <0vosselman01@flnet.nl>

Source: SAMS Computerfacts CC8 Commodore 16.

CoCo Cassette

Available on the Tandy/Radio Shack Color Computer (CoCo).



(At the CoCo)

UNKNOWN CONNECTOR at the CoCo.


Pin Description

- 1 Motor Relay
- 2 Ground
- 3 Motor Relay
- 4 Signal Input
- 5 Signal Output

Contributor: Joakim Ögren

Source: Tandy Color Computer FAQ http://www.io.com/~vga2000/saqs/coco.faq at Video Game Advantage's homepage http://www.io.com/~vga2000/saqs/coco.faq at Video Game Advantage's homepage http://www.io.com/~vga2000/

MSX Cassette



(At the cassette cable)

8 PIN DIN (DIN45326) FEMALE at the computer. 8 PIN DIN (DIN45326) MALE at the cassette cable.

Piı	n Name	Dir	Description
1	GND		Ground
2	GND		Ground
3	GND		Ground
4	CMTOUT	\rightarrow	Sound Output
5	CMTIN		Sound Input
6	REM+		Remote control (from relay)
7	REM-		Remote control (from relay)
8	GND		Ground `

Note: Direction is Computer relative Cassette.

Contributor: Joakim Ögren

Source: Mayer's SV738 X'press I/O map http://www.freeflight.com/fms/MSX/Portar.txt

Spectravideo SVI318/328 Cassette

|1 2 3 4 5 6 7|



(At the computer)

7 PIN FEMALE EDGE CONNECTOR at the computer.

Pin	Name	Description
1	12v	Power 100mA
2	CASR	Cassette data read
3	CASW	Cassette data write
4	AUDIO	Cassette audio
5	GND	System ground
6	MF	

7 READY System Ready

Contributor: Rob Gill <gillr@mailcity.com>

Source: SVI mk II user manual Please send any comments to Joakim Ögren.

Amstrad CPC6128 Tape



(At the computer)

5 PIN DIN 180° (DIN41524) FEMALE at the computer.

Pin Name


- REMOTE SWITCH
- 2 **REMOTE SWITCH**
- DATA IN
- **DATA OUT**

Contributor: Joakim Ögren, Agnello Guarracino <aggy@ooh.diron.co.uk>

Source: Amstrad CPC6128 User Instructions Manual

30 pin SIMM

SIMM=Single Inline Memory Module.



(At the computer)

30 PIN SIMM at the computer.

Pin Name Description VCC +5 VDC 2 3 /CAS Column Address Strobe DQ0 Data 0 4 5 6 A0 Address 0 Address 1 A1 DQ1 Data 1 7 Address 2 A2 8 **A3** Address 3 9 GND Ground 10 DQ2 Data 2 Address 4 11 A4 12 A5 Address 5 13 DQ3 Data 3 14 Address 6 A6 15 A7 Address 7 16 DQ4 Data 4 **A8** Address 8 18 Α9 Address 9 19 A10 Address 10 20 DQ5 Data 5 Write Enable 21 /WE GND Ground Data 6 23 DQ6 24 Address 11 A11 25 DQ7 Data 7 26 QP Data Parity Out /RAS Row Address Strobe Something Parity ???? 29 DP Data Parity In

Note: SIMM above is a 4MBx9.

+5 VDC

QP & DP is N/C on SIMMs without parity.

A9 is N/C on 256kB.

VCC

A10 is N/C on 256kB & 1MB. A11 is N/C on 256kB, 1MB & 4MB.

Contributor: Joakim Ögren, Helfried Behrendt <helfried.behrendt@ffm-r1.ffm1.siemens.net>

Source: comp.sys.ibm.pc.hardware.* FAQ Part 4

<ftp://rtfm.mit.edu/pub/usenet/news.answers/pc-hardware-faq/part1>, maintained by Ralph Valentino
<ralf@alum.wpi.edu>



72 pin SIMM

SIMM=Single Inline Memory Module



(At the computer)

72 PIN SIMM at the computer.

34 /RAS2 /RAS2 35 n/c PQ 36 n/c PQ 37 n/c PQ 38 n/c PQ 39 VSS VS 40 /CAS0 /CAS2 /CAS2 /CAS3 /CAS3	Data 3 Data 19 C +5 VDC Not connected Address 0 Address 1 Address 2 Address 3 Address 4 Address 5 Address 6 D Address 10 Data 20 Data 21 Data 21 Data 21 Data 22 Data 22 Data 7 Data 7 Data 23 Address 7 Address 7 Address 11 C +5 VDC Address 8 Address 9 AS3 Row Address Strobe 3 AS2 Row Address Strobe 2 Barity bit 3 (for the 3rd byte, bits 16-23 Parity bit 1 (for the 1st byte, bits 0-7) Parity bit 2 (for the 2nd byte, bits 8-15) Parity bit 4 (for the 4th byte, bits 24-31 S Ground AS0 Column Address Strobe 2 AS3 Column Address Strobe 3 AS2 Column Address Strobe 3 AS2 Column Address Strobe 3 AS2 Column Address Strobe 3 AS3 Column Address Strobe 3
36 n/c PC 37 n/c PC 38 n/c PC 39 VSS VS 40 /CAS0 /CA 41 /CAS2 /CA 42 /CAS3 /CA	Parity bit 1 (for the 1st byte, bits 0-7) Parity bit 2 (for the 2nd byte, bits 8-15) Parity bit 4 (for the 4th byte, bits 24-31) Ground Column Address Strobe 0 Column Address Strobe 2

45	/RAS1	/RAS1	Row Address Strobe 1
46	n/c	n/c	Not connected
	/WE	/WE	Read/Write
48	n/c	n/c	Not connected
49	DQ8	DQ8	Data 8
50		DQ24	Data 24
51	DQ9	DQ9	Data 9
52		DQ25	
	DQ10		Data 10
54		DQ26	
55		DQ11	
56		DQ27	
57		DQ12	
58		DQ28	
	VCC	VCC	+5 VDC
60	DQ29	DQ29	
61		DQ13	
62		DQ30	
63		DQ14	
64	DQ31	DQ31	
65		DQ16	
66		n/c	Not connected
67	PD1	PD1	Presence Detect 1
68		PD2	Presence Detect 2
	PD3	PD3	Presence Detect 3
70	PD4	PD4	Presence Detect 4
71	n/c	n/c	Not connected
72	VSS	VSS	Ground

Size:

PD2 PD1 Size
GND GND 4 or 64 MB
GND NC 2 or 32 MB
NC GND 1 or 16 MB
NC NC 8 MB

Accesstime:

PD4 PD3 Accesstime
GND GND 50, 100 ns
GND NC 80 ns
NC GND 70 ns
NC NC 60 ns

Notes: A9 is a N/C on 256k and 512k modules. A10 is a N/C on 256k, 512k, 1M and 4M modules. RAS1/RAS3 are N/C on 256k, 1M and 4M modules.


Contributors: Joakim Ögren, Mark Brown <bug>bugman@total.net>, Karsten Wenke <Karsten.Wenke@t-online.de>, SOYO Computer Inc http://www.soyo.com.tw>

Source: Various productsheets at IBM Memory Products http://www.chips.ibm.com/products/memory/



72 pin ECC SIMM

SIMM=Single Inline Memory Module ECC=Error Correcting Code.



(At the computer)

72 PIN SIMM at the computer.

Pin ECC	Optimiz	ed Description
1 VSS	VŠS	Ground
2 DQ0	DQ0	Data 0
3 DQ1	DQ1	Data 1
4 DQ2	DQ2	Data 2
5 DQ3	DQ3	Data 3
6 DQ4 7 DQ5	DQ4 DQ5	Data 4 Data 5
8 DQ6	DQ3 DQ6	Data 6
9 DQ7	DQ7	Data 7
10 VCC	VCC	+5 VDC
11 PD5	PD5	Presence Detect 5
12 A0	A0	Address 0
13 A1	A1	Address 1
14 A2	A2	Address 2
15 A3	A3	Address 3
16 A4 17 A5	A4 A5	Address 4 Address 5
17 A3 18 A6	A6	Address 6
19 n/c	n/c	Not connected
20 DQ8	DQ8	Data 8
21 DQ9	DQ9	Data 9
22 DQ10	DQ10	Data 10
23 DQ11	DQ11	Data 11
24 DQ12		Data 12
25 DQ13		Data 13
26 DQ14 27 DQ15	DQ14 DQ15	Data 14 Data 15
27 DQ13	A7	Address 7
29 DQ16	DQ16	Data 16
30 VCC	VCC	+5 VDC
31 A8	A8	Address 8
32 A9	A9	Address 9
33 n/c	n/c	Not connected
34 /RAS1		Row Address Strobe 1
35 DQ17		Data 17
36 DQ18 37 DQ19	DQ18 DQ19	Data 18 Data 19
38 DQ20		Data 19 Data 20
39 VSS	VSS	Ground
	/CAS0	Column Address Strobe 0
41 A10	A10	Address 10
42 A11	A11	Address 11
43 /CAS1	/CAS1	Column Address Strobe 1

```
/RAS0 /RAS0
                    Row Address Strobe 0
                    Row Address Strobe 1
45
   /RAS1 /RAS1
   DQ21 DQ21
                    Data 21
                    Read/Write
   /WE
          /WE
   /ECC
          /ECC
48
49
   DQ22
          DQ22
                    Data 22
   DQ23
                    Data 23
50
          DQ23
                    Data 24
51
   DQ24
          DQ24
   DQ25
                    Data 25
52
          DQ25
                    Data 26
53
   DQ26
          DQ26
   DQ27
                    Data 27
54
          DQ27
   DQ28
          DQ28
                    Data 28
55
   DQ29
          DQ29
                    Data 29
56
                    Data 30
   DQ30
          DQ30
58
   DQ31
          DQ31
                    Data 31
59
   VCC
          VCC
                    +5 VDC
   DQ32
          DQ32
                    Data 32
60
   DQ33
                    Data 33
61
          DQ33
62
   DQ34
          DQ34
                    Data 34
   DQ35
63
          DQ35
                    Data 35
64
                    Data 36
   n/c
          DQ36
                    Data 37
65
   n/c
          DQ37
66
          DQ38
                    Data 38
   n/c
67
   PD1
          PD1
                    Presence Detect 1
   PD2
68
          PD2
                    Presence Detect 2
69
   PD3
          PD3
                    Presence Detect 3
   PD4
          PD4
70
                    Presence Detect 4
71
          DQ39
                    Data 39
   n/c
   VSS
          VSS
```

Ground

Contributor: Joakim Ögren

Source: Various productsheets at IBM Memory Products http://www.chips.ibm.com/products/memory/

72 pin SO DIMM

SO DIMM=Small Outline Dual Inline Memory Module

NOT DRAWN

(At the computer)

72 PIN SO DIMM at the computer.

Pin Non-Parit	y Parity	Description
1 VSS	VSS	Ground
2 DQ0	DQ0	Data 0
3 DQ1	DQ1	Data 1
4 DQ2	DQ2	Data 2
5 DQ3	DQ3	Data 3
6 DQ4 7 DQ5	DQ4 DQ5	Data 4 Data 5
8 DQ6	DQ5	Data 6
9 DQ7	DQ0 DQ7	Data 7
10 VCC	VČC	+5 VDC
11 PD1	PD1	Presence Detect 1
12 A0	Α0	Address 0
13 A1	A1	Address 1
14 A2	A2	Address 2
15 A3	A3	Address 3
16 A4	A4	Address 4
17 A5	A5	Address 5
18 A6	A6	Address 6
19 A10 20 n/c	A10 PQ8	Address 10
21 DQ9	DQ9	Data 8 (Parity 1) Data 9
22 DQ10	DQ10	Data 10
23 DQ11	DQ11	Data 11
24 DQ12		Data 12
25 DQ13	DQ13	Data 13
26 DQ14	DQ14	Data 14
27 DQ15	DQ15	Data 15
28 A7	A7	Address 7
29 A11	A11 VCC	Address 11
30 VCC 31 A8	A8	+5 VDC Address 8
32 A9	A9	Address 9
33 /RAS3		Row Address Strobe 3
34 /RAS2		Row Address Strobe 2
35 DQ16		Data 16
36 n/c	PQ17	Data 17 (Parity 2)
37 DQ18		Data 18
38 DQ19	DQ19	Data 19
39 VSS	VSS	Ground
40 /CAS0		Column Address Strobe 0
41 /CAS2		Column Address Strobe 2
42 /CAS3 43 /CAS1		Column Address Strobe 3 Column Address Strobe 1
44 /RAS0		Row Address Strobe 0
45 /RAS1	RAS1	Row Address Strobe 0
46 A12	A12	Address 12
47 /WE	WE	Read/Write

```
48 A13
              A13
                    Address 13
   DQ20
49
              DQ20 Data 20
50
   DQ21
              DQ21 Data 21
   DQ22
              DQ22 Data 22
   DQ23
              DQ23 Data 23
52
53
   DQ24
              DQ24 Data 24
54
   DQ25
              DQ25 Data 25
55
              PQ26 Data 26 (Parity 3)
   n/c
   DQ27
56
              DQ27 Data 27
57
   DQ28
              DQ28 Data 28
              DQ29 Data 29
58
   DQ29
59
   DQ31
              DQ31 Data 31
   DQ30
60
              DQ30 Data 30
61
   VCC
              VCC
                    +5 VDC
   DQ32
62
              DQ32 Data 32
63
   DQ33
              DQ33 Data 33
   DQ34
              DQ34 Data 34
64
              PQ35 Data 35 (Parity 4)
65
   n/c
66
   PD2
              PD2
                    Presence Detect 2
67
   PD3
              PD3
                    Presence Detect 3
   PD4
              PD4
68
                    Presence Detect 4
   PD5
              PD5
                    Presence Detect 1
              PD6
70
   PD6
                    Presence Detect 6
                    Presence Detect 7
71
   PD7
              PD7
              VSS
   VSS
                    Ground
```

Contributor: Joakim Ögren, Mark Brown <bugman@total.net>, Jim Burd <JimBurd@aol.com>

Source: Various productsheets at IBM Memory Products http://www.chips.ibm.com/products/memory/>"."

144 pin SO DIMM

SO SIMM=Small Outline Single Inline Memory Module

NOT DRAWN

(At the computer)

144 PIN SO SIMM at the computer.

Pin 1	Normal VSS	VSS	Description Ground
2 3	VSS	VSS	Ground
3 4	DQ0 DQ32	DQ0 DQ32	Data 0 Data 32
5	DQ1	DQ1	Data 1
6 7	DQ33 DQ2	DQ33 DQ2	Data 33 Data 2
8	DQ34	DQ34	Data 34
9 10	DQ3 DQ35	DQ3 DQ35	Data 3 Data 35
11	VCC	VCC	+5 VDC
12 13	VCC DQ4	VCC DQ4	+5 VDC Data 4
14	DQ36	DQ36	Data 36
15 16	DQ5 DQ37	DQ5 DQ37	Data 5 Data 37
17	DQ6	DQ6	Data 6
18 19	DQ38 DQ7	DQ38 DQ7	Data 38 Data 7
20	DQ39	DQ39	Data 39
21 22	VSS VSS	VSS VSS	Ground Ground
23	/CASO	/CASO	Column Address Strobe 0
24 25	/CAS4 /CAS1	/CAS4 /CAS1	Column Address Strobe 4 Column Address Strobe 1
26	/CAS5	/CAS5	Column Address Strobe 5
27 28	VCC VCC	VCC VCC	+5 VDC +5 VDC
29	A0	A0	Address 0
30 31	A3 A1	A3 A1	Address 3 Address 1
32	A4	A4	Address 4
33 34	A2 A5	A2 A5	Address 2 Address 5
35	VSS	VSS	Ground
36 37	VSS DQ8	VSS DQ8	Ground Data 8
38	DQ40	DQ40	Data 40
39 40	DQ9 DQ41	DQ9 DQ41	Data 9 Data 41
41 42	DQ10	DQ10 DQ42	Data 10
43	DQ42 DQ11	DQ42 DQ11	Data 42 Data 11
44	DQ43	DQ43	Data 43
45 46	VCC VCC	VCC VCC	+5 VDC +5 VDC
47	DQ12	DQ12	Data 12

```
48
    DQ44
            DQ44 Data 44
49
    DQ13
            DQ13
                   Data 13
    DQ45
            DQ45
                   Data 45
51
    DQ14
            DQ14
                   Data 14
    DQ46
            DQ46
52
                  Data 46
53
    DQ15
            DQ15
                   Data 15
54
    DQ47
            DQ47
                   Data 47
    VSS
55
            VSS
                   Ground
    VSS
            VSS
56
                   Ground
57
    n/c
            C<sub>B</sub>0
58
    n/c
            CB4
59
    n/c
            CB1
            CB<sub>5</sub>
60
    n/c
61
    DU
            DU
                   Don't use
                   Don't use
62
    DU
            DU
63
    VCC
            VCC
                   +5 VDC
    VCC
            VCC
                   +5 VDC
64
65
    DU
            DU
                   Don't use
66
    DU
            DU
                   Don't use
    /WE
            /WE
67
                   Read/Write
    n/c
            n/c
                   Not connected
68
           /RAS0 Row Address Strobe 0
69
    /RAS0
70
                   Not connected
    n/c
            n/c
            /RAS1 Row Address Strobe 1
71
    /RAS1
            n/c
/OE
72
    n/c
                   Not connected
73
    /OE
74
    n/c
            n/c
                   Not connected
            VSS
VSS
75
    VSS
                   Ground
    VSS
76
                   Ground
            CB<sub>2</sub>
77
    n/c
            CB6
78
    n/c
            CB3
79
    n/c
    n/c
            CB7
80
            VCC
    VCC
81
                   +5 VDC
82
    VCC
            VCC
                   +5 VDC
83
    DQ16
            DQ16
                   Data 16
84
    DQ48
            DQ48
                   Data 48
85
            DQ17
                   Data 17
    DQ17
                   Data 49
86
    DQ49
            DQ49
87
    DQ18
            DQ18
                   Data 18
88
    DQ50
            DQ50
                   Data 50
89
    DQ19
            DQ19
                   Data 19
90
    DQ51
            DQ51
                   Data 51
91
    VSS
            VSS
                   Ground
92
    VSS
            VSS
                   Ground
93
    DQ20
            DQ20 Data 20
94
    DQ52
            DQ52 Data 52
95
    DQ21
            DQ21
                   Data 21
    DQ53
            DQ53
96
                   Data 53
97
    DQ22
            DQ22
                   Data 22
            DQ54
98
    DQ54
                   Data 54
    DQ23
            DQ23
                   Data 23
99
100 DQ55
            DQ55
                   Data 55
101 VCC
            VCC
                   +5 VDC
            VCC
102 VCC
                   +5 VDC
103 A6
            A6
                   Address 6
104 A7
            A7
                   Address 7
105 A8
            8A
                   Address 8
106 A11
            A11
                   Address 11
107 VSS
                   Ground
```

```
108 VSS
           VSS
                  Ground
109 A9
           A9
                  Address 9
110 A12
           A12
                  Address 12
111 A10
           A10
                  Address 10
112 A13
           A13
                  Address 13
113 VCC
           VCC
                  +5 VDC
                  +5 VDC
114 VCC
           VCC
           /CAS2 Column Address Strobe 2
115 /CAS2
116 /CAS6
           /CAS6 Column Address Strobe 6
117 /CAS3
           CAS3 Column Address Strobe 3
118 /CAS7
           CAS7 Column Address Strobe 7
119 VSS
           VSS
                  Ground
120 /VSS
           /VSS
                  Ground
           DQ24
121 DQ24
                 Data 24
122 DQ56
           DQ56
                 Data 56
123 DQ25
           DQ25
                 Data 25
124 DQ57
           DQ57
                 Data 57
125 DQ26
           DQ26
                 Data 26
                 Data 58
126 DQ58
           DQ58
127 DQ27
           DQ27
                  Data 27
128 DQ59
           DQ59
                  Data 59
129 VCC
           VCC
                  +5 VDC
130 VCC
           VCC
                  +5 VDC
131 DQ28
           DQ28
                  Data 28
132 DQ60
           DQ60
                  Data 60
133 DQ29
           DQ29
                  Data 29
134 DQ61
           DQ61
                  Data 61
135 DQ30
           DQ30
                 Data 30
136 DQ62
           DQ62
                  Data 62
137 DQ31
           DQ31
                  Data 31
138 DQ63
           DQ63
                 Data 63
139 VSS
           VSS
                  Ground
140 VSS
           VSS
                  Ground
           SDA
141 SDA
142 SCL
           SCL
143 VCC
           VCC
                  +5 VDC
144 VCC
                  +5 VDC
           VCC
```

Contributor: Joakim Ögren, Mark Brown <bugman@total.net>

Source: Various productsheets at IBM Memory Products http://www.chips.ibm.com/products/memory/>
Please send any comments to Joakim Ögren.

168 pin DRAM DIMM (Unbuffered)

DIMM=Dual Inline Memory Module

NOT DRAWN YET...

(At the computer)

168 PIN DIMM at the computer.

Front Side (left side 1-42, right side 43-84)
Back Side (left side 85-126, right side 127-168)

Front, Left

1	VSS	VSS	VSS	VSS	Description Ground
2 3 4	DQ0 DQ1 DQ2	DQ0 DQ1 DQ2	DQ0 DQ1 DQ2	DQ0 DQ1 DQ2	Data 0 Data 1 Data 2
5	DQ3	DQ3	DQ3	DQ3	Data 3
6 7	VCC DQ4	VCC DQ4	VCC DQ4	VCC DQ4	+5 VDC or +3.3 VDC Data 4
8 9	DQ5 DQ6	DQ5 DQ6	DQ5 DQ6	DQ5 DQ6	Data 5 Data 6
10	DQ7	DQ7	DQ7	DQ7	Data 7
11 12	DQ8 VSS	DQ8 VSS	DQ8 VSS	DQ8 VSS	Data 8 Ground
13 14	DQ9 DQ10	DQ9 DQ10	DQ9 DQ10	DQ9 DQ10	Data 9 Data 10
15	DQ11	DQ11	DQ11	DQ11	Data 11
16 17	DQ12 DQ13	DQ12 DQ13	DQ12 DQ13	DQ12 DQ13	Data 12 Data 13
18 19	VCC DQ14	VCC DQ14	VCC DQ14	VCC DQ14	+5 VDC or +3.3 VDC Data 14
20	DQ15	DQ15	DQ15	DQ15	Data 15
21 22	n/c n/c	CB0 CB1	CB0 CB1	CB0 CB1	Parity/Check Bit Input/Output 0 Parity/Check Bit Input/Output 1
23 24	VSS n/c	VSS n/c	VSS n/c	VSS CB8	Ground Parity/Check Bit Input/Output 8
25 26	n/c VCC	n/c	n/c	CB9	Parity/Check Bit Input/Output 9
27	/WE0	VCC /WE0	VCC /WE0	VCC /WE0	+5 VDC or +3.3 VDC Read/Write Input
28 29	/CAS0 /CAS1		/CAS0 /CAS1	/CAS0 /CAS1	Column Address Strobe 0 Column Address Strobe 1
30 31	/RAS0	/RAS0 /OE0	/RAS0	/RAS0	Row Address Strobe 0
32	/OE0 VSS	VSS	/OE0 VSS	/OE0 VSS	Output Enable Ground
33 34	A0 A2	A0 A2	A0 A2	A0 A2	Address 0 Address 2
35 36	A4 A6	A4 A6	A4 A6	A4 A6	Address 4 Address 6
37	A8	A8	A8	A8	Address 8
38 39	A10 A12	A10 A12	A10 A12	A10 A12	Address 10 Address 12
40 41	VCC VCC	VCC	VCC VCC	VCC VCC	+5 VDC or +3.3 VDC
42	DU	VCC DU	DU	DU	+5 VDC or +3.3 VDC Don't Use

BETA RELEASE

Front, Right

43	VSS	VSS	VSS	VSS	Description Ground
43 44 45 46 47 48 49 50 51 51 51 51 51 51 51 51 51 51 51 51 51	VSS /OE2 /RAS2 /CAS3 /WE2 VCC n/c n/c n/c NCS DQ16 DQ17 DQ18 DQ19 VCC DQ20 n/c DU n/c VSS DQ21 DQ22 DQ23 VSS DQ24 DQ25 DQ26 DQ27 VCC DQ28 DQ27 VCC DQ28 DQ29 DQ31 VSS n/c n/c	VSS /OE2 /RAS2 /CAS3 /WE2 VCC n/c CB3 VSS DQ16 DQ17 DQ18 DQ19 VCC DQ20 n/c VSS DQ21 DQ22 VSS DQ24 DQ25 DQ26 DQ27 VCC DQ28 DQ29 DQ30 VSS n/c DQ29 DQ31 VSS DQ31 VSS	VSS /OE2 /RAS2 /CAS3 /WE2 VCC n/c CB3 VGC DQ17 DQ18 DQ19 VCC DQ20 n/c DQ23 VSS DQ24 DQ25 DQ27 VCC DQ23 VSS DQ27 VCC DQ20 DQ27 VCC DQ20 DQ27 VCC DQ20 DQ27 DQ25 DQ27 VCC DQ20 DQ27 DQ20 DQ27 DQ20 DQ20 DQ20 DQ20 DQ20 DQ20 DQ20 DQ20	VSS /OE2 /RAS2 /CAS3 /WE2 VCC CB10 CB11 CB2 CB3 VSS DQ16 DQ17 DQ18 DQ19 VCC DQ20 n/c DQ22 VSS DQ24 DQ25 DQ25 DQ26 DQ27 VCC DQ26 DQ27 VCC DQ28 DQ29 DQ30 VSS n/c n/c n/c n/c	Row Address Strobe 2 Column Address Strobe 2 Column Address Strobe 3 Read/Write Input +5 VDC or +3.3 VDC Parity/Check Bit Input/Output 10 Parity/Check Bit Input/Output 11 Parity/Check Bit Input/Output 2 Parity/Check Bit Input/Output 3 Ground Data 16 Data 17 Data 18 Data 19 +5 VDC or +3.3 VDC Data 20 Not connected Don't Use Not connected Ground Data 21 Data 22 Data 23 Ground Data 24 Data 25 Data 26 Data 27 +5 VDC or +3.3 VDC Data 28 Data 29 Data 30 Data 31 Ground Not connected Not connected Not connected Not connected
81 82 83 84	n/c SDA SCL VCC	n/c SDA SCL VCC	n/c SDA SCL VCC	n/c SDA SCL VCC	Not connected Serial Data Serial Clock +5 VDC or +3.3 VDC

Back, Left

Pin	Non-Parity?	Parity?	72 ECC?	80 ECC?	Description
85	VSS	VSS [*]	VSS	VSS	Ground
86	DQ32	DQ32	DQ32	DQ32	Data 32
87	DQ33	DQ33	DQ33	DQ33	Data 33
88	DQ34	DQ34	DQ34	DQ34	Data 34
89	DQ35	DQ35	DQ35	DQ35	Data 35
90	VCC	VCC	VCC	VCC	+5 VDC or +3.3 VDC
91	DQ36	DQ36	DQ36	DQ36	Data 36
92	DQ37	DQ37	DQ37	DQ37	Data 37
93	DQ38	DQ38	DQ38	DQ38	Data 38
94	DQ39	DQ39	DQ39	DQ39	Data 39

95 DQ		DQ40	DQ40	DQ40	Data 40
96 VS		VSS	VSS	VSS	Ground
97 DQ		DQ41	DQ41	DQ41	Data 41
98 DQ		DQ42	DQ42	DQ42	Data 42
99 DQ		DQ43	DQ43	DQ43	Data 43
100 DQ		DQ44	DQ44	DQ44	Data 44
101 DQ 102 VC		DQ45 VCC	DQ45 VCC	DQ45 VCC	Data 45 +5 VDC or +3.3 VDC
102 VC		DQ46	DQ46	DQ46	Data 46
103 DQ		DQ47	DQ40 DQ47	DQ47	Data 47
105 n/c	T I	CB4	CB4	CB4	Parity/Check Bit Input/Output 4
106 n/c		CB5	CB5	CB5	Parity/Check Bit Input/Output 5
107 VS	S	VSS	VSS	VSS	Ground
108 n/c		n/c	n/c	CB12	Parity/Check Bit Input/Output 12
109 n/c		n/c	n/c	CB13	Parity/Check Bit Input/Output 13
110 VC	С	VCC	VCC	VCC	+5 VDC or +3.3 VDC
111 DU		DU	DU	DU	Don't Use
112 /CA		/CAS4		/CAS4	Column Address Strobe 4
113 /CA			/CAS5	/CAS5	Column Address Strobe 5
114 /RA	151	/RAS1	/RAS1	/RAS1	Row Address Strobe 1
115 DU	0	DU VSS	DU VSS	DU	Don't Use
116 VSS 117 A1	3	V33 A1	V 3 3 A 1	VSS A1	Ground Address 1
118 A3		A3	A3	A3	Address 3
119 A5		A5	A5	A5	Address 5
120 A7		A7	A7	A7	Address 7
121 A9		A9	A9	A9	Address 9
122 A11	1	A11	A11	A11	Address 11
123 A13	3	A13	A13	A13	Address 13
124 VC	С	VCC	VCC	VCC	+5 VDC or +3.3 VDC
125 DU		DU	DU	DU	Don't Use
126 DU		DU	DU	DU	Don't Use

Back, Right

Pin	Non-Parity?	Parity?	72 ECC?	80 ECC?	Description
127	VSS	VSS	VSS	VSS	Ground
128	DU	DU	DU	DU	Don't Use
	/RAS3	/RAS3		/RAS3	Column Address Strobe 3
	/CAS6	/CAS6		/CAS6	Column Address Strobe 6
	/CAS7	/CAS7		/CAS7	Column Address Strobe 7
132		DU	DU	DU	Don't Use
	VCC	VCC	VCC	VCC	+5 VDC or +3.3 VDC
134		n/c	n/c	CB14	Parity/Check Bit Input/Output 14
135		n/c	n/c	CB15	Parity/Check Bit Input/Output 15
136		CB6	CB6	CB6	Parity/Check Bit Input/Output 6
137		CB7	CB7	CB7	Parity/Check Bit Input/Output 7
	VSS	VSS	VSS	VSS	Ground
	DQ48	DQ48	DQ48	DQ48	Data 48
	DQ49	DQ49	DQ49	DQ49	Data 49
	DQ50	DQ50	DQ50	DQ50	Data 50
	DQ51	DQ50	DQ50	DQ50 DQ51	Data 51
	VCC	VČC	VCC	VCC	+5 VDC or +3.3 VDC
	DQ52	DQ52	DQ52	DQ52	Data 52
	n/c	n/c	n/c	n/c	Not connected
146		DÜ	DU	DU	Don't Use
147		n/c	n/c	n/c	Not connected
	VSS	VSS	VSS	VSS	Ground
	DQ53	DQ53	DQ53	DQ53	
					Data 53
150	DQ54	DQ54	DQ54	DQ54	Data 54

DQ55 VSS DQ56 DQ57	DQ55 VSS DQ56 DQ57	DQ55 VSS DQ56 DQ57 DQ58	Data 55 Ground Data 56 Data 57 Data 58
			Data 59
VCC	VCC	VCC	+5 VDC or +3.3 VDC
DQ60	DQ60	DQ60	Data 60
DQ61	DQ61	DQ61	Data 61
DQ62	DQ62	DQ62	Data 62
DQ63	DQ63	DQ63	Data 63
VSS	VSS	VSS	Ground
CK3	CK3	CK3	Q -
n/c	n/c	n/c	Not connected
SA0	SA0	SA0	Serial Address 0
SA1	SA1	SA1	Serial Address 1
SA2	SA2	SA2	Serial Address 2
VCC	VCC	VCC	+5 VDC or +3.3 VDC
	VSS DQ56 DQ57 DQ58 DQ59 VCC DQ60 DQ61 DQ62 DQ63 VSS CK3 n/c SA0 SA1 SA2	VSS VSS DQ56 DQ56 DQ57 DQ57 DQ58 DQ58 DQ59 DQ59 VCC VCC DQ60 DQ60 DQ61 DQ61 DQ62 DQ62 DQ63 DQ63 VSS VSS CK3 CK3 n/c n/c SA0 SA0 SA1 SA1 SA2 SA2	VSS VSS VSS DQ56 DQ56 DQ56 DQ57 DQ57 DQ57 DQ58 DQ58 DQ58 DQ59 DQ59 DQ59 VCC VCC VCC DQ60 DQ60 DQ60 DQ61 DQ61 DQ61 DQ62 DQ62 DQ62 DQ63 DQ63 DQ63 VSS VSS VSS CK3 CK3 CK3 n/c n/c n/c SA0 SA0 SA0 SA1 SA1 SA1 SA2 SA2 SA2

Contributor: Joakim Ögren, Mark Brown <bugman@total.net>

Source: Various productsheets at IBM Memory Products http://www.chips.ibm.com/products/memory/

168 pin SDRAM DIMM (Unbuffered)

DIMM=Dual Inline Memory Module

NOT DRAWN YET...

(At the computer)

168 PIN DIMM at the computer.

Front Side (left side 1-42, right side 43-84)
Back Side (left side 85-126, right side 127-168)

Front, Left

Pin Non-Pa	rity 72 ECC?	80 ECC?	Description Ground
1 VSS	VSS	VSS	
2 DQ0	DQ0	DQ0	Data 0
3 DQ1	DQ1	DQ1	Data 1
4 DQ2	DQ2	DQ2	Data 2
5 DQ3	DQ3	DQ3	Data 3
6 VDD	VDD	VDD	+5 VDC or +3.3 VDC
7 DQ4	DQ4	DQ4	Data 4
8 DQ5	DQ5	DQ5	Data 5
9 DQ6	DQ6	DQ6	Data 6
10 DQ7	DQ7	DQ7	Data 7
11 DQ8	DQ8	DQ8	Data 8
12 VSS	VSS	VSS	Ground
13 DQ9	DQ9	DQ9	Data 9
14 DQ10	DQ10	DQ10	Data 10
15 DQ11	DQ11	DQ11	Data 11
16 DQ12	DQ12	DQ12	Data 12
17 DQ13	DQ13	DQ13	Data 13
18 VDD	VDD	VDD	+5 VDC or +3.3 VDC
19 DQ14	DQ14	DQ14	Data 14
20 DQ15	DQ15	DQ15	Data 15
21 n/c	CB0	CB0	Parity/Check Bit Input/Output 0
22 n/c	CB1	CB1	Parity/Check Bit Input/Output 01 Ground
23 VSS	VSS	VSS	
24 n/c	n/c	CB8	Parity/Check Bit Input/Output 8
25 n/c	n/c	CB9	Parity/Check Bit Input/Output 9 +5 VDC or +3.3 VDC
26 VDD	VDD	VDD	
27 /WE	/WE	/WE	Read/Write
28 DQMB0	DQMB0	DQMB0	Byte Mask signal 0 Byte Mask signal 1
29 DQMB1	DQMB1	DQMB1	
30 /S0	/S0	/S0	Chip Select 0
31 DU	DU	DU	Don't Use
32 VSS	VSS	VSS	Ground
33 A0	A0	A0	Address 0
34 A2	A2	A2	Address 2
35 A4	A4	A4	Address 4
36 A6	A6	A6	Address 6
37 A8	A8	A8	Address 8
38 A10/AP	A10/AP	A10/AP	Address 10
39 BA1	BA1	BA1	Bank Address 1
40 VDD	VDD	VDD	+5 VDC or +3.3 VDC
41 VDD	VDD	VDD	+5 VDC or +3.3 VDC
42 CK0	CK0	CK0	Clock signal 0

Front, Right

43 44 45 46 47 48 49 50 51 51 51 51 51 51 51 51 51 51 51 51 51	VSS DU /S2 DQMB2 DQMB3 DU VDD n/c N	VSS DU /S2 DQMB3 DU N/C n/C CB3 VDD n/C CB3 VDD DQ19 VDD DQ19 VDD DQ20 n/C CKE1 VSS DQ21 DQ22 DQ23 VSS DQ24 DQ25 DQ26 DQ27 VDD DQ20 DQ20 DQ31 VSS CK2	VSS DU /S2 DQMB3 DU VDD CB10 CB11 CB2 CB3 VSS DQ16 DQ17 DQ18 DQ19 VDD CKE1 VSS DQ20 n/c Vref,NC CKE1 VSS DQ22 DQ23 VSS DQ24 DQ25 DQ25 DQ26 DQ27 VDD DQ28 DQ29 DQ30 DQ31 VSS CK2	Description Ground Don't Use Chip Select 2 Byte Mask signal 2 Byte Mask signal 3 Don't Use +5 VDC or +3.3 VDC Parity/Check Bit Input/Output 10 Parity/Check Bit Input/Output 11 Parity/Check Bit Input/Output 2 Parity/Check Bit Input/Output 3 Ground Data 16 Data 17 Data 18 Data 19 +5 VDC or +3.3 VDC Data 20 Not connected Clock Enable Signal 1 Ground Data 21 Data 22 Data 23 Ground Data 24 Data 25 Data 26 Data 27 +5 VDC or +3.3 VDC Data 28 Data 29 Data 30 Data 31 Ground Clock signal 2 Not connected
77	DQ31	DQ31	DQ31	Data 31
78	VSS	VSS	VSS	Ground

Back, Left

Pin	Non-Parity	72 ECC?	80 ECC?	Description
85	VSS	VSS	VSS	Ground
86	DQ32	DQ32	DQ32	Data 32
87	DQ33	DQ33	DQ33	Data 33
88	DQ34	DQ34	DQ34	Data 34
89	DQ35	DQ35	DQ35	Data 35
90	VDD	VDD	VDD	+5 VDC or +3.3 VDC
91	DQ36	DQ36	DQ36	Data 36
92	DQ37	DQ37	DQ37	Data 37
93	DQ38	DQ38	DQ38	Data 38
94	DQ39	DQ39	DQ39	Data 39

106 n/c CB5 CB5 Parity/Check Bit Input/Output 5 107 VSS VSS Ground 108 n/c n/c CB12 Parity/Check Bit Input/Output 1	101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 120 121 122 123 124 125	n/c VSS n/c n/c VDD /CAS DQMB4 DQMB5 /S1 /RAS VSS A1 A3 A5 A7 A9 BA0 A11 VDD	VSS n/c n/c VDD /CAS DQMB4 DQMB5 /S1 /RAS VSS A1 A3 A5 A7 A9 BA0 A11 VDD	VSS CB12 CB13 VDD /CAS DQMB4 DQMB5 /S1 /RAS VSS A1 A3 A5 A7 A9 BA0 A11 VDD	Parity/Check Bit Input/Output 1 Parity/Check Bit Input/Output 1 +5 VDC or +3.3 VDC Column Address Strobe Byte Mask signal 4 Byte Mask signal 5 Chip Select 1 Row Address Strobe Ground Address 1 Address 3 Address 5 Address 5 Address 7 Address 9 Bank Address 0 Address 11 +5 VDC or +3.3 VDC
---	--	--	---	---	---

Back, Right

Pin Non-Parit	y72 ECC?	80 ECC?	Description
127 VSS	VSS	VSS	Ground
128 CKE0	CKE0	CKE0	Clock Enable Signal 0
129 /S3	/S3	/S3	Chip Select 3
130 DQMB6	DQMB6	DQMB6	
131 DQMB7	DQMB7	DQMB7	
132 A13	A13	A13	Address 13
133 VDD	VDD	VDD	+5 VDC or +3.3 VDC
134 n/c	n/c	CB14	Parity/Check Bit Input/Output 14
135 n/c	n/c	CB15	Parity/Check Bit Input/Output 15
136 n/c	CB6	CB6	Parity/Check Bit Input/Output 6
137 n/c	CB7	CB7	Parity/Check Bit Input/Output 7
138 VSS	VSS	VSS	Ground
139 DQ48	DQ48	DQ48	Data 48
140 DQ49	DQ49	DQ49	Data 49
141 DQ50	DQ50	DQ50	Data 50
142 DQ51	DQ51	DQ51	Data 51
143 VDD	VDD	VDD	+5 VDC or +3.3 VDC
144 DQ52	DQ52	DQ52	Data 52
145 n/c	n/c	n/c	Not connected
146 Vref,NC	Vref,NC	Vref,NC	
147 n/c	n/c	n/c	Not connected
148 VSS	VSS	VSS	Ground
149 DQ53	DQ53	DQ53	Data 53
150 DQ54	DQ54	DQ54	Data 54

_	DQ55	DQ55	DQ55	Data 55
_	VSS	VSS	VSS	Ground
	DQ56	DQ56	DQ56	Data 56
154	DQ57	DQ57	DQ57	Data 57
155	DQ58	DQ58	DQ58	Data 58
156	DQ59	DQ59	DQ59	Data 59
157	VDD	VDD	VDD	+5 VDC or +3.3 VDC
158	DQ60	DQ60	DQ60	Data 60
159	DQ61	DQ61	DQ61	Data 61
160	DQ62	DQ62	DQ62	Data 62
161	DQ63	DQ63	DQ63	Data 63
162	VSS	VSS	VSS	Ground
163	CK3	CK3	CK3	Clock signal 3
164	n/c	n/c	n/c	Not connected
165	SA0	SA0	SA0	Serial address 0
166	SA1	SA1	SA1	Serial address 1
167	SA2	SA2	SA2	Serial address 2
168	VDD	VDD	VDD	+5 VDC or +3.3 VDC

Contributor: Joakim Ögren

Source: Various productsheets at IBM Memory Products http://www.chips.ibm.com/products/memory/

CDTV Memory Card Port

111111111122222222233333333334 123456789012345678901234567890



(At the computer)

40 PIN ??? CONNECTOR at the computer.


Pin	Name	Description
1	D0	Data Bus 0
2	D1	Data Bus 1
3	D2	Data Bus 2
4	D3	Data Bus 3
5	D4	Data Bus 4
6	D5	Data Bus 5
7	D6	Data Bus 6
8	D7	Data Bus 7
9	D8	
10		Data Bus 8
	D9	Data Bus 9
11	D10	Data Bus 10
12	D11	Data Bus 11
13	D12	Data Bus 12
14	D13	Data Bus 13
15	D14	Data Bus 14
16	D15	Data Bus 15
17	A1	Address Bus 1
18	A2	Address Bus 2
19	A3	Address Bus 3
20	A4	Address Bus 4
21	A5	Address Bus 5
22	A6	Address Bus 6
	A7	Address Bus 7
24	A8	Address Bus 8
25	A9	Address Bus 9
26	A10	Address Bus 10
27	A11	Address Bus 11
28	A12	Address Bus 12
	A13	Address Bus 13
30	A14	Address Bus 14
31	A15	Address Bus 15
32	A16	Address Bus 16
33	A17	Address Bus 17
34	R/W	Read/Write (High=Read)
35		Chip Select Odd Bytes
36	/CSMCEN	Chip Select Even Bytes
37	VCC	+5 Volts DC
38	GND	Ground
39	A18	Address Bus 18 (Short J16 to connect A18 to processor bus)
40	A19	Address Bus 19 (Short J17 to connect A19 to processor bus)

Note: Address space=\$E00000-\$E7FFF

Contributor: Joakim Ögren

Source: Darren Ewaniuk's CDTV Technical Information http://nyquist.ee.ualberta.ca/~ewaniu/cdtv/cdtv-technical.html

SmartCard AFNOR





(At the card)


UNKNOWN CONNECTOR at the card.

Pin Name Description +5 VDČ VCC 2 3 4 5 6 R/W Read/Write **CLOCK Clock RESET Reset GND** Ground **VPP** +21 VDC I/O In/Out **FUSE Fuse**

Contributor: Joakim Ögren

Source: Telecard/Smartcard Technical Spec & Info http://www.physic.ut.ee/~kalev/smartcar.txt by Stephane Bausson sbausson@ensem.u-nancy.fr

SmartCard ISO 7816-2





(At the card)

UNKNOWN CONNECTOR at the card.

Pin Name Description VCC +5 VDC 2 3 4 5 **RESET Reset CLOCK Clock**

n/c Not connected

GND Ground

n/c Not connected


I/O In/Out

n/c Not connected

Contributor: Joakim Ögren

Source: Telecard/Smartcard Technical Spec & Info http://www.physic.ut.ee/~kalev/smartcar.txt by Stephane Bausson <sbausson@ensem.u-nancy.fr>

SmartCard ISO



(At the card)

UNKNOWN CONNECTOR at the card.

Pin Name Description VCC +5 VDC


R/W 2 Read/Write

3 **CLOCK Clock RESET Reset**

GND Ground **VPP** +21 VDC

I/O In/Out **FUSE**

SmartCard ISO 7816



Description **Pin Name**

VCC +5 VDC 2 **RESET Reset**

3 **CLOCK Clock**

Not connected n/c

5 **GND** Ground

6 n/c Not connected


7 I/O In/Out

Not connected

Contributor: Joakim Ögren

Source: Telecard/Smartcard Technical Spec & Info http://www.physic.ut.ee/~kalev/smartcar.txt by Stephane Bausson <sbausson@ensem.u-nancy.fr>

SCART



21 PIN SCART FEMALE at the Video/TV. 21 PIN SCART MALE at the Cable.

Contributor: Joakim Ögren

Pin	Name	Description	Signal Level	lmnod
1	AOR	Audio Out Right	0.5 V rms	Imped
2	AIR	Audio In Right	0.5 V rms	<1k ohm
3	AOL	Audio Out Left + Mono	0.5 V rms	>10k ohm <1k
4 5 6	AGND B GND AIL	Audio Ground RGB Blue Ground Audio In Left + Mono	0.5 V rms	ohm
7	В	RGB Blue In	0.7 V	>10k ohm
8 9 10 11	SWTCH G GND CLKOUT G	Audio/RGB switch / 16:9 RGB Green Ground Data 2: Clockpulse Out (Unavailable ??) RGB Green In	0.7 V	75 ohm 75
13	DATA R GND DATAGND	Data 1: Data Out (Unavailable ??) RGB Red Ground Data Ground		ohm
15	R	RGB Red In / Chrominance	0.7 V (Chrom.: 0.3 V burst)	75 ohm
16	BLNK	Blanking Signal	1-3 V=RGB, 0-0.4 V=Composite	
18	VGND BLNKGND VOUT	Composite Video Ground Blanking Signal Ground Composite Video Out	1 V	
20	VIN	Composite Video In / Luminance	1 V	75 ohm 75
21	SHIELD	Ground/Shield (Chassis)		ohm

BETA RELEASE

Source: Various sources, Video Demystified at Keith Jack's pages http://www.mindspring.com/~kjack1/scart.html



S-Video



(At the peripheral)

4 PIN MINI-DIN FEMALE at the peripheral.

Pin Name Description

Ground (Y) Ground (C) GND

2 GND

Intensity (Luminance) Color (Chrominance) C

Contributor: Joakim Ögren

Source: Video Demystified at Keith Jack's pages http://www.mindspring.com/~kjack1/svideo.html

DIN Audio



(At the peripheral)



(At the cable)


5 PIN DIN 180° (DIN41524) FEMALE at the peripheral. 5 PIN DIN 180° (DIN41524) MALE at the cable.

Peripheral	Connected	In L	In R	Out L	Out R	Ground
Amplifier	Pickup, tuner	3	5			2
Amplifier	Taperecorder	3	5	1	4	2
Tuner	Amplifier			3	5	2
Tuner	Taperecorder			1	4	2
Recordplayer	Amplifier			3	5	2
Taperecorder		1	4	3	5	2
Taperecorder	Receiver	1	4	3	5	2
Taperecorder		1	4	Q-		2

Contributor: Joakim Ögren

Source: ELFA http://www.elfa.se's catalog Nr 44

3.5 mm Mono Telephone plug




3.5 mm MONO TELEPHONE MALE at the cable.

Name Description
SIGNAL Signal
GROUND Ground

Contributor: Joakim Ögren

Source: ?

3.5 mm Stereo Telephone plug




3.5 mm STEREO TELEPHONE MALE at the cable.

Name Description
L Left Signal
R Right Signal
GROUND Ground

Contributor: Joakim Ögren, Uwe Hartmann <uhartmann@i-stud.htw-zittau.de>

Source: ?

6.25 mm Mono Telephone plug




6.25 mm MONO TELEPHONE MALE at the cable.

Name Description
SIGNAL Signal
GROUND Ground

Contributor: Joakim Ögren

Source: ?

6.25 mm Stereo Telephone plug



6.25 mm STEREO TELEPHONE MALE at the cable.

Name Description
L Left Signal
R Right Signal
GROUND Ground

Contributor: Joakim Ögren

Source: ?

5.25" Power

Used for harddisks & 5.25" peripherals.



(At the powersupply cable)



(At the peripheral)

UNKNOWN CONNECTOR at the powersupply cable. UNKNOWN CONNECTOR at the peripheral.

Pin	Name	Color	Description
1	+12V	Yellow	+12 VDC
2	GND	Black	+12 V Ground (Same as +5 V Ground)
3	GND	Black	+5 V Ground
4	+5V	Red	+5 VDC

Contributors: Joakim Ögren, Eric Sprigg < Eric_Sprigg@compuserve.com>, Sven Gunnar Bilen < sbilen@umich.edu>, Scott Lindenthaler < scott@teraflop.com>

Source: ?

3.5" Power

Used for floppies.

NOT

DRAWN

YET...

(At the powersupply cable)

NOT

DRAWN

YET...

(At the peripheral)

UNKNOWN CONNECTOR at the powersupply cable. UNKNOWN CONNECTOR at the peripheral.

Pin	Name	Color	Description
1	+5V	Red	+5 VDĊ
2	GND	Black	+5 V Ground
3	GND	Black	+12 V Ground (S


3 GND Black +12 V Ground (Same as +5 V Ground)

4 +12V Yellow +12 VDC

Contributor: Joakim Ögren

Source: ?

Motherboard Power



(At the Powersupply cables)

2x MOLEX 15-48-0106 CONNECTOR at the Computer. 2x MOLEX 90331-0001 CONNECTOR at the Powersupply cables.

P8

Pin	Name	Color	Description
1	PG	Orange	Power Good, +5 VDC when all voltages has stabilized.
2	+5V	Red	+5 VDC (or n/c)
3	+12V	Yellow	+12 VDC
4	-12V	Blue	-12 VDC
5	GND	Black	Ground
6	GND	Black	Ground

P9

Pin	Name	Color	Description
1	GND	Black	Ground
2	GND	Black	Ground
3	-5V	White or Yellow	-5 VDC
4	+5V	Red	+5 VDC
5	+5V	Red	+5 VDC
6	+5V	Red	+5 VDC

Note: Pins part number is 08-50-0276, Product specification is PS-90331.

Contributor: Joakim Ögren, Bill Shepherd <contrav@usaor.net>

Source: ?

Turbo LED

NOT DRAWN

(At the computer)

UNKNOWN CONNECTOR at the computer.

Pin Name Description

1 +5V +5 VDC

2 /HS HighSpeed

3 +5V +5 VDC

Contributor: Joakim Ögren

Source: ?

AT Backup Battery

NOT DRAWN

(At the computer)

UNKNOWN CONNECTOR at the computer.

Pin Name Description

BATT+ Battery+

key Key

2 GND Ground

GND Ground

Contributor: Joakim Ögren

Source: ?

AT LED/Keylock

NOT DRAWN

(At the computer)

UNKNOWN CONNECTOR at the computer.

Pin Name Description

LED **LED Power**

GND Ground

2 **GND** Ground

KS Key Switch

GND Ground

Contributor: Joakim Ögren

Source: ?

PC Speaker

NOT DRAWN

(At the computer)

UNKNOWN CONNECTOR at the computer.

Pin Name **Description**

-Speaker -SP

Key key

2 Ground

+SP5V +Speaker +5 VDC

Contributor: Joakim Ögren

Source: ?

Motherboard IrDA

For motherboards with a IrDA compliant Infrared Module connector.

1 2 3 4 5

5 PIN IDC MALE at the motherboard.

Pin Name Description

1 +5v Power

2 n/c Not connected

3 IRRX IR Module data received

4 GND System GND

5 IRTX IR Module data transmit

Contributor: Rob Gill <gillr@mailcity.com>

Source: ASUS motherboard manual

Motherboard CPU Cooling fan

1 2 3

3 PIN IDC MALE at the motherboard

Pin Name

1 GND

2 +12V

3 GND


Contributor: Rob Gill <gillr@mailcity.com>

Source: ASUS Motherboard Manual



Ethernet 10/100Base-T

Same connector and pinout for both 10Base-T and 100Base-TX.



RJ45 FEMALE CONNECTOR at the network interface cards/hubs. RJ45 MALE CONNECTOR at the cables.

Pin Name Description

TX+ Tranceive Data+ TX-2 3 4 Tranceive Data-RX+ Receive Data+ n/c Not connected Not connected n/c RX-Receive Data-Not connected n/c Not connected n/c

Note: TX & RX are swapped on Hub's.


Contributor: Joakim Ögren, Jeffrey R. Broido

 broidoj@gti.net>

Source: ?

Ethernet 100Base-T4

100Base-T4 uses all four pairs. 100Base-TX only uses two pairs.



RJ45 FEMALE CONNECTOR at the network interface cards/hubs. RJ45 MALE CONNECTOR at the cables.

Pin Name Description 1 TX_D1+ Tranceive Data+ 2 TX_D1- Tranceive Data 3 RX_D2+ Receive Data+ 4 Bl_D3+ Bi-directional Data+ 5 Bl_D3- Bi-directional Data 6 RX_D2- Receive Data 7 Bl_D4+ Bi-directional Data+ 8 Bl_D4- Bi-directional Data-


Note: TX & RX are swapped on Hub's. Don't know about Bi-directional data.

Contributor: Joakim Ögren, Kim Scholte «KScholte @ BigFoot.Com»

Source: ?

AUI

Is the directions right???



(At the Ethernet card)

15 PIN D-SUB FEMALE at the Ethernet card.

Pin Description

- 1 control in circuit shield
- 2 control in circuit A
- 3 data out circuit A
- 4 data in circuit shield
- 5 data in circuit A
- 6 voltage common
- 7 ?
- 8 control out circuit shield
- 9 control in circuit B
- 10 data out circuit B
- 11 data out circuit shield
- 12 data in circuit B
- 13 voltage plus
- 14 voltage shield
- 15 ?

Contributor: Joakim Ögren

Source: Tommy's pinout Collection http://csgrad.cs.vt.edu/~tjohnson/pinouts by Tommy Johnson tjohnson@csgrad.cs.vt.edu

Atari 2600 Cartridge



(At the Atari)

UNKNOWN CONNECTOR at the Atari.

Connect a 2716 or 2732/2532 EPROM.

Top Row

Pin 2716 Pin CPU Name Description

1	13	D3	Data 3
2	14	D4	Data 4
3	15	D5	Data 5
4	16	D6	Data 6
5	17	D7	Data 7
6	*	A12	Address 12
7	19	A10	Address 10
8	n/c	A11	Address 11
9	22	A9	Address 9
10	23	A8	Address 8
11	24	+5V	+5 VDC
12	12	SGND	Shield Ground

^{*} to inverter and back to 18 for chip select

Bottom Row

Pin 2716 Pin CPU Name Description

1	1	A7	Address 7
2	2	A6	Address 6
3	3	A5	Address 5
4	4	A4	Address 4
5	5	A3	Address 3
6	6	A2	Address 2
7	7	A1	Address 1
8	8	A0	Address 0
9	9	D0	Data 0
10	10	D1	Data 1
11	11	D2	Data 2
12	n/c	GND	Ground

Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ http://www.dhp.com/~sloppy/files/classic/atari/atari.faq

Atari 5200 Cartridge



(At the Atari)

UNKNOWN CONNECTOR at the Atari.

Pin Name

- D0
- 2 3 4 D1
- D2
- D3
- D4
- D5
- D₆
- 8 D7
- 9 Enable 80-8F
- Enable 40-7F
- Not Connected
- Ground
- Ground
- Ground (System Clock 02 on 2 port)
- 15
- 16 A5
- 17 A2
- 18 Interlock
- 19 Α0
- 20 Α1
- **A3**
- A4
- Ground
- Ground (Video In on 2 port)
- Ground
- 26 +5 VDC
- **A7**
- Not Connected
- 29 **A8**
- Audio In (2 port)
- 31 Α9

- A11
- Interlock

Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ http://www.dhp.com/~sloppy/files/classic/atari/atari.fag

Atari 5200 Expansion



(At the Atari)

UNKNOWN CONNECTOR at the Atari.

Pin Name

- 1 +5 VDC
- 2 Audio Out (2 port)
- 3 Ground
- 4 R/W Early
- 5 Enable E0-EF
- 6 D6
- 7 D4
- 8 D2
- 9 D0
- 10 IRQ
- 11 Ground
- 12 Serial Data In
- 13 Serial In Clock
- 14 Serial Out Clock
- 15 Serial Data Out
- 16 Audio In
- 17 A14
- 18 System Clock 01
- 19 A11
- 20 A7
- 21 A6
- 22 A5
- 23 A4
- 24 A3
- 25 A2
- 26 A1 27 A0
- 28 Ground
- 29 D1
- 30 D3
- 31 D5
- 32 D7
- 33 Not connected
- 34 Ground
- 35 Not connected
- 36 +5 VDC

Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ http://www.dhp.com/~sloppy/files/classic/atari/atari.faq

Atari 7800 Cartridge

? **?** ?

(At the Atari)

UNKNOWN CONNECTOR at the Atari.

Pin		Description
1 2 3 4 5 6 7 8 9 10 11	R/W	Read/Write
2	HALT	Halt
3	D3	Data 3
4	D4 D5	Data 4
5	D5	Data 5
6	D6	Data 6
7	D7	Data 7
8	A12	Address 12
9	A10	Address 10
10	A11	Address 11
11	A9	Address 9
12	A8	Address 8
13	+5V	+5 VDC
14	GND	Ground
14 15 16	A13	Address 13
16	A14	Address 14
17	A15	Address 15
18 19	EAUDIO	
19	A7	Address 7
20	A6	Address 6
21	A5	Address 5
22 22	A4 A3	Address 4
23 24	A3 A2	Address 3 Address 2
24 25	A2 A1	Address 1
25 26	A0	Address 0
22 23 24 25 26 27 28	D0	Data 0
28	D1	Data 1
29	D2	Data 2
_0 30	Gnd	Gnd
30 31	IRQ	Interrupt
32	CLK2	Clock 2 ???
_		

Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ http://www.dhp.com/~sloppy/files/classic/atari/atari.faq

Atari 7800 Expansion

Gnd +5v CVideo MLum0 Mlum3 Blank OscDis ExtMen Gnd -1-- -2-- -3-- -4-- -5-- -6-- -7-- -8-- -9-- -18-- -17-- -16-- -15-- -14-- -13-- -12-- -11-- -10-- Gnd Audio Rdy MCol MLum2 MLum1 Msync Clk2 ExtOsc



(At the Atari)

UNKNOWN CONNECTOR at the Atari.

Pin	Name	Description
1	GND	Ground
2	+5V	+5 VDC
3	CVIDEO	Input to RF modulator (Video+Audio)
4	MLUM0	Maria Luminance Bit 0
5	MLUM3	Maria Luminance Bit 3
6	BLANK	Blanking output
7	OSCDIS	Disable 14.31818 MHz Master Clock
8	EXTMEN	External Maria Enable Input
9	GND	Ground
10	EXTOSC	External clock to replace Master Clock
11	CLK2	Phase 2 Clock from the 6502
12	MSYNC	Maria Composite Sync
13	MLUM1	Maria Luminance Bit 1
14	MLUM2	Maria Luminance Bit 2
15	MCOL	Maria Color Phase Angle
16	RDY	Input to the 6502
17	AUDIO	Audio
18	GND	Ground

Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ

http://www.dhp.com/~sloppy/files/classic/atari/atari.faq, Pinout by Harry Dodgson

Atari Cartridge Port

????? (At the Computer)??????

40 PIN EDGE ?? at the Computer. 40 PIN EDGE ?? at the Devices.

Pin Name Description

- 1 +5V +5 VDC 2 +5V +5 VDC 3 D14 Data 14 4 D15 Data 15
- 5 D12 Data 12 6 D13 Data 13
- 7 D10 Data 10 8 D11 Data 11
- 9 D8 Data 8
- 10 D9 Data 9 11 D6 Data 6
- 12 D7 Data 7
- 13 D4 Data 4
- 14 D5 Data 5 15 D2 Data 2
- 15 D2 Data 2 16 D3 Data 3
- 17 D0 Data 0
- 18 D1 Data 1
- 19 A13 Address 13
- 20 A15 Address 15 21 A8 Address 8
- 22 A14 Address 14
- 23 A7 Address 7
- 24 A9 Address 9
- 25 A6 Address 6 26 A10 Address 10
- 26 A10 Address 1 27 A5 Address 5
- 28 A12 Address 12
- 29 A11 Address 11
- 30 A4 Address 4 31 RS3 ROM Select 3
- 32 A3 Address 3 33 RS4 ROM Select 4
- 33 RS4 ROM Sele 34 A2 Address 2
- 35 UDS Upper Data Strobe
- 36 A1 Address 1
- 37 LDS Lower Data Strobe
- 38 GND Ground
- 39 GND Ground

40 GND Ground

Source: ?



GameBoy Cartridge

Available on the Nintendo GameBoy.



(At the GameBoy)


UNKNOWN CONNECTOR at the GameBoy.

	Name	Description
1	VCC	+5 VDC
2	?	? Connected on Gameboy, but not used on GamePaks.
3	/RESET	
4	/WR	Write
5	?	? Used by paging PAL on high capacity GamePaks.
6	A0	Address 0
7	A1	Address 1
8	A2	Address 2
9	A3	Address 3
10	A4	Address 4
11	A5	Address 5
12	A6	Address 6
13	A7	Address 7
14	A8	Address 8
15	A9	Address 9
16	A10	Address 10
17	A11	Address 11
18	A12	Address 12
19	A13	Address 13
20	A14	Address 14
21	/CS	Chip Select
22	D0	Data 0
23	D1	Data 1
24	D2	Data 2
25	D3	Data 3
26	D4	Data 4
27	D5	Data 5
28	D6	Data 6
29	D7	Data 7
30	/RD	Read
31	?	? Connected on Gameboy, but not used on Game-Paks.
32	GND	Ground

Contributor: Joakim Ögren

Source: Nintendo GameBoy FAQ http://www.freeflight.com/fms/stuff/gameboy.faq, Pinout by Peter Knight & Josef Mollers

MSX Expansion





(At the Computer)

50 PIN ?? at the Computer.

Pin Name	Dir	Description
1 /CS1	\rightarrow	Memory Read in addresses 4000-7FFF
2 /CS2	_	Memory Read in addresses 8000-BFFF
3 /CS12	_	Memory Read in addresses 4000-BFFF
4 /SLTSL		Low when Slot 2 (cartridge slot) is selected
5 n/c		Not connected.
6 /RFSH	_	Refresh signal from CPU
7 /WAIT	7	OC, Tells ČPU to wait. Refresh signal is not maintained
8 /INT 9 /M1		OC, Requests a interrupt to CPU (call to addr 38h) CPU fetches first part of instruction from memory.
10 /BUSDIR	\equiv	NC, was used to control the data direction.
10 /B03BIR 11 /IORQ		I/O request signal. (Address=Port)
12 /MREQ	\rightarrow	Memory request signal. (Address=Address)
13 /WR	_	Write signal (strobe)
14 /RD	_	Read signal (strobe)
15 /RESET	_	Reset
16 n/c	- 1	Not connected.
17 A0	\rightarrow	Address 0
18 A1	\rightarrow	Address 1
19 A2	\rightarrow	Address 2
20 A3	\rightarrow	Address 3
21 A4	\rightarrow	Address 4
22 A5	\rightarrow	Address 5
23 A6	\rightarrow	Address 6
24 A7	-	Address 7
25 A8	-	Address 8
26 A9	$\overline{}$	Address 9
27 A10 28 A11	\equiv	Address 10 Address 11
29 A12	\equiv	Address 12
30 A13		Address 13
31 A14	\equiv	Address 14
32 A15	\rightarrow	Address 15
33 D0	++	Data 0
34 D1	+	Data 1
35 D2	→	Data 2
36 D3	\rightarrow	Data 3
37 D4		Data 4
38 D5		Data 5
39 D6		Data 6
40 D7	\leftrightarrow	Data 7
41 GND		Ground
42 CLOCK	\rightarrow	CPU clock, 3.579 MHz
43 GND		Ground

BETA RELEASE

44 SW1 - NC, Insert/remove detection for protection
45 +5V → +5 VDC (300mA max /slot)
46 SW2 - NC, Insert/remove detection for protection
47 +5V → +5 VDC (300mA max /slot)
48 +12V → +12 VDC (50mA max /slot)
49 SOUNDIN ← Sound input (-5dBm)
50 -12V → -12 VDC (50mA max /slot)

Note: Direction is Computer relative Peripheral.

Contributor: Joakim Ögren

Source: Mayer's SV738 X'press I/O map http://www.freeflight.com/fms/MSX/Portar.txt

Vic 20 Memory Expansion

Available on Commodore Vic 20 computers. On the left side.



(At the Computer)

UNKNOWN CONNECTOR at the Computer.

ABCDEFHJKLMNPRSTUVWXYZ1234567891112345678	Name GND CA1 CA2 CA3 CA4 CA5 CA1 CA12 CA1 CA12 CA12 CA13 CA12 CA13 CA13 CA12 CA13 CA13 CA14 CA15 CA16 CA16 CA17 CA17 CA17 CA18 CA18 CA18 CA18 CA18 CA18 CA18 CA18	Not connected Ground Ground Data 0 Data 1 Data 2 Data 3 Data 4 Data 5 Data 6 Data 7 BLK 1 (Memory location \$2000 - \$3fff) BLK 2 (Memory location \$4000 - \$5fff) BLK 3 (Memory location \$6000 - \$7fff) BLK 5 (Memory location \$000 - \$0fff) RAM 1 (Memory location \$0400 - \$07ff) RAM 2 (Memory location \$0400 - \$07ff) RAM 3 (Memory location \$0500 - \$00fff) RAM 3 (Memory location \$0500 - \$00fff) RAM 3 (Memory location \$0500 - \$00fff) Read/Write from Vic chip (1=R, 0=W) Read/Write from CPU (1=R, 0=W)

BETA RELEASE

22 GND Ground

Contributor: Joakim Ögren

Sources: Inside your Vic 20 http://ccnga.uwaterloo.ca/pub/cbm/vic-20/cartgrab.txt by Ward Shrake

<wardshrake@aol.com>

Sources: "The Vic Revealed" by Nick Hampshire, 1982, Hayden Book Co, Inc. Sources: "Vic20 Programmer's Reference Guide", 1992, Commodore Business, Machines, Inc. and Howard W.

Sams & Company, Inc.

C64 Cartridge Expansion

? **?** ?

(At the computer)

44 PIN FEMALE EDGE at the computer.

Pin 1 2 3 4 5 6 7	Name GND +5V +5V /IRQ /CR/W	Description Ground +5 Volts DC +5 Volts DC Interrupt Request
6 7 8 9		Dot Clock Game
10 11 12 13	I/O 2 /ROML BA	ROM Low
13 14 15 16 17 18 19 20 21 22	/DMA CD7 CD6 CD5 CD4 CD3 CD2 CD1 CD0 GND	Cartridge Data 7 Ground
A B C D E F H	GND /ROMH /RESET /NMI S02	Ground ROM High Reset Non Maskable Interrupt
LFHJKLMNPRSTUVWXYZ	CA15 CA14 CA13 CA12 CA11 CA10 CA9 CA8 CA7 CA6 CA5 CA4 CA3 CA2 CA1 CA0 GND	Cartridge Address 15 Cartridge Address 14 Cartridge Address 13 Cartridge Address 12 Cartridge Address 11 Cartridge Address 10 Cartridge Address 9 Cartridge Address 8 Cartridge Address 7 Cartridge Address 6 Cartridge Address 5 Cartridge Address 4 Cartridge Address 3 Cartridge Address 3 Cartridge Address 2 Cartridge Address 1 Cartridge Address 1 Cartridge Address 0 Ground

Contributor: Joakim Ögren, Arwin Vosselman < 0 vosselman 01 @flnet.nl>

Source: Commodore 64 Programmer's Reference Guide





C64 User Port



(At the computer)

24 PIN MALE EDGE (DZM 12 DREH) at the computer.

Pin 1 2 3 4 5 6 7 8 9 10 11 12	CNT1 SP1 CNT2 SP2 /PC2 ATN +9V AC	Description Ground +5 VDC (100 mA max) Reset, will force a Cold Start. Also a reset output for devices. Counter 1, from CIA #1 Serial Port 1, from CIA #1 Counter 2, from CIA #2 Serial Port 2, from CIA #2 Handshaking line, from CIA #2 Serial Attention In +9 VAC (+ phase) (100 mA max) +9 VAC (- phase) (100 mA max) Ground
A B C D E F H J K L M N	GND /FLAG2 PB0 PB1 PB2 PB3 PB4 PB5 PB6 PB7 PA2 GND	Ground Flag 2 Data 0 Data 1 Data 2 Data 3 Data 4 Data 5 Data 6 Data 7 PA2 Ground

Contributor: Joakim Ögren, Nikolas Engström <nikolas.engstrom@pop.landskrona.se>, Arwin Vosselman <0vosselman01@flnet.nl>, Jestin Nesselroad

Source: Commodore 64 Programmer's Reference Guide

C128 Expansion Bus

Available at the Commodore 128.



(At the computer)

44 PIN FEMALE EDGE at the computer.

Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	Name GND +5V +5V /IRQ R/W DClock I/O1 /GAME /EXROM I/O2 /ROML BA /DMA D7 D6 D5 D4 D3 D2 D1 D0 GND	Description System Ground System Vcc System Vcc Interrupt request System Read/Write Signal 8.18MHz Video Dot Clock I/O Chip select \$de00-deff Sensed for memory map configurat Sensed for memory map configurat I/O Chip select \$df00-dfff External ROM select \$8000-Bfff Bus available output Direct memory access input Data bit 7 Data bit 6 Data bit 5 Data bit 4 Data bit 3 Data bit 2 Data bit 1 Data bit 0 System Ground
ABCDEFHJKLMNPRSTUVWXYZ	GND /ROMH /RESET /NMI 1MHz TA15 TA14 TA13 TA12 TA11 TA10 TA9 TA8 SA7 SA6 SA5 SA4 SA3 SA2 SA1 SA0 GND	System Ground External ROM Select \$c000-ffff System Reset Signal Non-Maskable Interrupt System 1MHz clock Translated address bit 15 Translated address bit 14 Translated address bit 12 Translated address bit 12 Translated address bit 10 Translated address bit 9 Translated address bit 8 Shared address bit 7 Shared address bit 5 Shared address bit 5 Shared address bit 3 Shared address bit 3 Shared address bit 2 Shared address bit 1 Shared address bit 0 System Ground

Contributor: Rob Gill <gillr@mailcity.com>

Source: Commodore 128 Programmers reference guide.



C16/C116/+4 Expansion Bus

Available on Commodore C16, C116 and +4 computers.



(At the Computer)

50 PIN FEMALE EDGE (2 mm pitch) at the Computer.

	Name	Description
1 2	GND +5V	Ground +5 VDC
3	+5V	+5 VDC
4	/IRQ	Interrupt
5	R/W	Read/Write (1=Read, 0=Write)
6		External Cartridge Chip Selects C1 High
7 8		External Cartridge Chip Selects C2 Low (reserved) External Cartridge Chip Selects C2 High (reserved)
9	/CS1	Chip Select Line 1
	/CS0	Chip Select Line 0
	/CAS	Column Address Strobe
	MUX	DRAM address multiplex control signal
13 14	BA D7	Bus Available (Low=DMA) Data 7
	D6	Data 6
	D5	Data 5
	D4	Data 4
	D3	Data 3
	D2 D1	Data 2 Data 1
21	D0	Data 0
22	AEC	Address Enable Code
	EAI	External Audio In
24 25	PHI 2	Artificial Phi 2 signal
25 A	GND GND	Ground Ground
В	C1LOW	External Cartridge Chip Selects C1 Low
С	/RESET	Reset
Ď	/RAS	Row Address Strobe
E F	PHI 0 A15	Artificial Phi 0 Signal Address 15
Н	A14	Address 14
J	A13	Address 13
K	A12	Address 12
L M	A11	Address 10
N	A10 A9	Address 10 Address 9
P	A8	Address 8
R	A7	Address 7
S	A6	Address 6
T U	A5 A4	Address 5 Address 4
٧	A4 A3	Address 3
Ŵ	A2	Address 2
X	A1	Address 1
Y	A0	Address 0
Z	n/c	Not connected

AA n/c Not connected BB n/c Not connected

CC GND Ground

PHI 2: Address valid on the rising edge, data valid on the falling edge

Contributor: Joakim Ögren, Arwin Vosselman < 0 vosselman 01 @flnet.nl>

Sources: Usenet posting in comp.sys.cbm, Pinout specs for cbm machines needed

http://www.vuse.vanderbilt.edu/~thompsbb/cbm_conn.txt by Lonnie McClure lnearing-thompsbb/cbm_conn.txt by Lonnie McClure <a href="mailto:linearing-thompsbb/cbm_conn.txt by Lonnie McClure

Sources: SAMS Computerfacts CC8 Commodore 16.

Sources: Article in C'T September 1986.

+4 User Port

Available on Commodore +4 computer.



(At the Computer)

UNKNOWN CONNECTOR at the Computer.

1234567891112 ABCDEFGHIJ	P5 RxC ATN +9V +9V GND GND P0 RxD RTS DTR P7	

Contributor: Joakim Ögren, Arwin Vosselman < 0 vosselman 01 @flnet.nl>

Sources: Usenet posting in comp.sys.cbm, Pinout specs for cbm machines needed http://www.vuse.vanderbilt.edu/~thompsbb/cbm_conn.txt> by Lonnie McClure lmcclure@delphi.com> Sources: SAMS Computerfacts CC8 Commodore 16.

CDTV Diagnostic Slot



(At the computer)

80 PIN ??? CONNECTOR at the computer.

Pin	Name	Description
1	GND	Ground
	GND	Ground
2	VCC	+5 VDC
4	VCC	+5 VDC
5		Configout AutoConfig signal (not connected)
6	/CFGIN	
7	GND	Configin AutoConfig signal (grounded)
		Ground
8	CCKQ	3.58 MHz CCKQ clock (C3)
9	CDAC	7.16 MHz CDAC clock (90° before system clock)
	CCK	3.58 MHz CCK clock (C1)
	/OVR	Override (Disables /DTACK generation of Gary)
	XRDY	External Ready (Generates wait states while low)
	/INT2	Level 2 Interrupt
	n/c	not connected
15		Address Bus 5
	/INT6	Level 6 Interrupt
17		Address Bus 6
18		Address Bus 4
	GND	Ground
20		Address Bus 3
21		Address Bus 2
22		Address Bus 7
23		Address Bus 1
24		Address Bus 8
	/FC0	Processor Function Code Status (bit 0)
26		Address Bus 9
	/FC1	Processor Function Code Status (bit 1)
	A10	Address Bus 10
	/FC2	Processor Function Code Status (bit 2)
	A11	Address Bus 11
31	GND	Ground
	A12	Address Bus 12
	A13	Address Bus 13
	/IPL0	Interrupt Priority Level (bit 0)
	A14 /IPL1	Address Bus 14
36	-	Interrupt Priority Level (bit 1)
	A15	Address Bus 15
	/IPL2	Interrupt Priority Level (bit 2)
	A16 /BERR	Address Bus 16
		Bus Error
41	A17 /VPA	Address Bus 17
	GND	Valid Peripheral Address (asserted by Gary) Ground
43 44		
	Ε Δ/ λ /Δ	E Clock Valid Moment Address (asserted by Gary)
	/VMA	Valid Memory Address (asserted by Gary) Address Bus 18
46 47	A18	
4 <i>1</i> 48	/RST	Reset
40 49	A19	Address Bus 19
43	/HLT	Halt

```
50 A20
              Address Bus 20
              Address Bus 22
   A22
51
52
   A21
              Address Bus 21
   A23
              Address Bus 23
              Bus Request
   /BR
55
   GND
              Ground
   /BGACK
              Bus Grant Acknowledge
57
   D15
              Data Bus 15
58
   /BG
              Bus Grant
59
   D14
              Data Bus 14
   /DTACK
              Data Transfer Acknowledge (normally asserted by Gary)
   D13
61
              Data Bus 13
   R/W
              Read/Write (high=read, low=write)
62
63
   D12
              Data Bus 12
64
   /LDS
              Lower Data Strobe
65
   D11
              Data Bus 11
   /UDS
              Upper Data Strobe
   GND
              Ground
   /AS
              Address Strobe
68
69
   D0
              Data Bus 0
   D10
              Data Bus 10
70
              Data Bus 1
   D1
   D9
              Data Bus 9
73
   D2
              Data Bus 2
74
   D8
              Data Bus 8
75
   D3
              Data Bus 3
              Data Bus 7
76
   D7
              Data Bus 4
77
   D4
              Data Bus 6
78
   D6
79
   GND
              Ground
   D5
              Data Bus 5
80
```

Note: Pin 7-80 is equivalent with the Amiga 500's pin 13-86 at the 86 pin Amiga 500 connector.

Contributor: Joakim Ögren

Source: Darren Ewaniuk's CDTV Technical Information

http://nyquist.ee.ualberta.ca/~ewaniu/cdtv/cdtv-technical.html

CDTV Expansion Slot



(At the computer)

30 PIN ??? CONNECTOR at the computer.

1 2 3 4 5 6 7 8 9 10 11 2 3 4 15 6 7 8 9 10 10 10 10 10 10 10 10 10 10 10 10 10	SD7 SD6 /SDREQ /INTX /CSS /SDACK /IOR /IOW A8 7M A6 A7 A4 A5 A2 A3 /IFRST A1	Interrupt Request Chip Select

Contributor: Joakim Ögren

Source: Darren Ewaniuk's CDTV Technical Information http://nyquist.ee.ualberta.ca/~ewaniu/cdtv/cdtv-technical.html

PC-Engine Cartridge

Available on the PC Engine.



(At the PC Engine)

UNKNOWN CONNECTOR at the PC Engine.

```
Pin Name Description
```

```
2
3
4
   A18?
          Address 18
   A16
          Address 16
   A15
          Address 15
   A12
          Address 12
   A7
          Address 7
8
   A6
          Address 6
9
   A5
          Address 5
10
   A4
          Address 4
11
   А3
          Address 3
          Address 2
12
   A2
13
   Α1
          Address 1
14
   Α0
          Address 0
15
   D0
          Data 0
16
   D1
          Data 1
   D2
17
          Data 2
18
   GND
          Ground
19
   D3
          Data 3
20
   D4
          Data 4
21
   D5
          Data 5
22
   D6
          Data 6
23
   D7
          Data 7
24
   /CE
          Chip Select
25
   A10
          Address 10
26
   /OE
          Output Enable
   A11
          Address 11
28
   A9
          Address 9
29
   A8
          Address 8
   A13
          Address 13
   A14
          Address 14
   A17
          Address 17
   A19?
33
          Address 19
   R/W
          Read/Write
35
   ?
36
   ?
37
         +5 VDC
38
   +5V
```

Pin 1 is the short pin on the left (if the card is to inserted forwards) Pin 38 is the long pin on the right.

Contributor: Joakim Ögren

Source: Video Games FAQ (Part 3)

http://www.lib.ox.ac.uk/internet/news/faq/archive/games.video-games.faq.part3.html, Pinout by David Shadoff http://www.lib.ox.ac.uk/internet/news/faq/archive/games.video-games.faq.part3.html, Pinout by David Shadoff http://www.lib.ox.ac.uk/internet/news/faq/archive/games.video-games.faq.part3.html, Pinout by David Shadoff



SNES Cartridge

Available on the Nintendo SNES.

? **?** ?

(At the SNES)

UNKNOWN CONNECTOR at the SNES.

	Name	Description
1234567891112345678901222222222222222222222222222222222222	GND A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 /IRQ D0 D1 D2 D3 /READ CIC CIC /RAM ENABLE VCC	Ground Address 11 Address 10 Address 9 Address 8 Address 6 Address 5 Address 4 Address 3 Address 2 Address 1 Address 0 Interrupt Data 0 Data 1 Data 2 Data 3 Read ? RAM Enable +5 VDC
30 31 32 33 34 35 36 37 38 39 40 41 42 43 44	GND A12 A13 A14 A15 A16 A17 A18 A19	Ground Address 12 Address 13 Address 14 Address 15 Address 16 Address 17 Address 18 Address 19

48	A22 A23 /ROM ENABLE D4 D5 D6 D7 /WRITE	Address 20 Address 21 Address 22 Address 23 ROM Enable Data 4 Data 5 Data 6 Data 7 Write ? ? Not connected +5 VDC
----	---	--

Contributor: Joakim Ögren

Source: Video Games FAQ (Part 3)

http://www.lib.ox.ac.uk/internet/news/faq/archive/games.video-games.faq.part3.html, Pinout by Thomas

Rolfes <rolfes@uni-muenster.de>

TG-16 Cartridge

Available on the TG-16.



(At the TG-16)

UNKNOWN CONNECTOR at the TG-16.

```
Pin Name Description
```

```
2
3
4
   A18?
          Address 18
          Address 16
   A16
5
6
7
   A15
          Address 15
   A12
          Address 12
   A7
          Address 7
8
   A6
          Address 6
9
   A5
          Address 5
10
   A4
          Address 4
11
   А3
          Address 3
          Address 2
12
   A2
13
   A1
          Address 1
14
   Α0
          Address 0
15
   D7
          Data 7
16
   D6
          Data 6
   D5
17
          Data 5
   GND
          Ground
18
19
   D4
          Data 4
20
   D3
          Data 3
21
   D2
          Data 2
22
   D1
          Data 1
23
   D0
          Data 0
   /CE
          Chip Select
25
   A10
          Address 10
26
   /OE
          Output Enable
   A11
          Address 11
28
   A9
          Address 9
29
   A8
          Address 8
   A13
          Address 13
   A14
          Address 14
   A17
          Address 17
   A19?
33
          Address 19
34
   R/W
          Read/Write
35
   ?
   ?
36
37
          +5 VDC
38
   +5V
```

Pin 1 is the short pin on the left (if the card is to inserted forwards) Pin 38 is the long pin on the right.

Contributor: Joakim Ögren

Source: Video Games FAQ (Part 3)

http://www.lib.ox.ac.uk/internet/news/faq/archive/games.video-games.faq.part3.html, Pinout by David Shadoff <a href="http://www.lib.ox.ac.uk/internet/news/faq/archive/games.ga



ZX Spectrum AY-3-8912

Can be found at Sinclair ZX Spectrum's, I think



(At the computer)

UNKNOWN CONNECTOR at the computer.

```
Pin Name
              Description
              Sound C (Can be tied together with A & B)
    SOUND C
2
3
    PORT
    VCC
              +5 VDC
   SOUND B Sound B (Can be tied together with A & C)
   SOUND A Sound A (Can be tied together with B & C)
   PORT
8
              ?
   PORT
9
    PORT
              ?????
   PORT
   PORT
   PORT
   CLOCK
   CLOCK
   RESET
              Reset
   A8
              Address 8?
   BDIR
               ?
   BC<sub>2</sub>
   BC1
              Data 7
   D6
              Data 6
   D5
              Data 5
   D4
              Data 4
   D3
              Data 3
   D2
              Data 2
   D1
              Data 1
              Data 0
28
   D0
```

Contributor: Joakim Ögren

Source: ZX Spectrum FAQ http://users.ox.ac.uk/~uzdm0006/Damien/speccy/pinouts.html

ZX Spectrum ULA

Can be found at Sinclair ZX Spectrum's, I think



(At the computer)

UNKNOWN CONNECTOR at the computer.

Pin Name	Description
1 /WR 3 /RD 4 /WE 5 A0 6 A1 7 A2 8 9 A4 10 A6 12 /INT 13 +5V 15 V 16 17 /Y 18 T0 19 T1 22 D2 23 T2 24 T3 25 D3 D6 31 D7 32 CLOCK 27 D4 28 SOUND 29 D5 30 D6 31 D7 32 CLOCK 33 /ROM CS 35 /RAS 36 A14 37 A15 38 /MREQ 40 40	Write Enable Read Write Enable Address 0 Address 1 Address 2 Address 3 Address 4 Address 5 Address 6 Interrupt +5 VDC (One of the +5V is decoupled through a RC-low-pass.) +5 VDC (One of the +5V is decoupled through a RC-low-pass.) Color-difference signals. Color-difference signals. Inverted Video+Sync. Data 0 Keyboard Data 0 Keyboard Data 1 Data 1 Data 2 Keyboard Data 2 Keyboard Data 3 Data 3 Keyboard Data 4 Data 4 Analog-I/O-line for beep, save and load. Data 5 Data 6 Data 7 The clock-source to the CPU including the inhibited T-states. (A0(CPU) OR /IORQ) for the I/O-port FEh ROM ChipSelect Row Address Strobe Address 14 Address 15 ??? The 14 MHz crystal. Other side grounded through capacitor.

Contributor: Joakim Ögren

Source: ZX Spectrum FAQ http://users.ox.ac.uk/~uzdm0006/Damien/speccy/pinouts.html>
Please send any comments to Joakim Ögren.



Spectravideo SVI318/328 Expansion Bus

?**?**?

(At the computer)

50 PIN MALE EDGE the computer.

Pin	Name	Dir	Description
1	+5v	\rightarrow	Power, 300mA
2	/CNTRL2	-	Game adapter control signal
3	+12v	\rightarrow	Power, 100mA
4	-12v	\rightarrow	Power, 50mA
5	/CNTRL1	-	Game adapter control signal
6	/WAIT	-	Z80 WAIT
7	/RST	-	Z80 RST
8	CPU CLK	\rightarrow	Buffered 3.58MHz system clock
9	A15	\rightarrow	Buffered Address bus
10	A14	\rightarrow	
11	A13	\rightarrow	
12	A12	\rightarrow	
13	A11	\rightarrow	
14	A10	\rightarrow	
15	A9	\rightarrow	
16	A8	\rightarrow	"
17	A7	—	"
18	A6	\rightarrow	"
19	A5	$\overline{}$	II .
20	A4 A3	$\overline{}$	ıı .
21 22	A3 A2	\equiv	II .
23	A2 A1	\equiv	II .
24	A0	\equiv	П
	/RFSH	_	RAM expansion refresh
26	/EXCSR	_	Video-CPU write select
27	/M1	\rightarrow	Z80 M1
28	/EXCSW	-	CPU-Video write select
29	/WR	\rightarrow	Z80 WR
30	/MREQ	\rightarrow	Z80 MREQ
31	/IORQ	\rightarrow	Z80 IORQ
32	/RD	\rightarrow	Z80 RD
33	D0	I/O	Buffered Data Bus
34	D1	I/O	n e e e e e e e e e e e e e e e e e e e
35	D2	I/O	III7
36	D3	I/O	П
37	D4	1/0	II .
38	D5	1/0	II .
39	D6	I/O	"
40	D7	I/O	II .
41	CSOUND	-	Audio input signal
42	/INT	-	Z80 INT
43	/RAMDIS	+	Disable user RAM
44	/ROMDIS	-	Disable basic ROM
45	/BK32	-	Enable bank 32 Memory (8000-ffff)
46	/BK31		Enable bank 31 Memory (0000-7FFF)
47	/BK22		Enable bank 22 Memory (8000-FFFF)
48	/BK21	\rightarrow	Enable bank 21 Memory (0000-7FFF)
49	GND	-	System Ground

50 GND - System Ground

Contributor: Rob Gill <gillr@mailcity.com>

Source: SVI 328 Mk II User Manual Please send any comments to Joakim Ögren.



Spectravideo SVI318/328 Game Cartridge



(At the computer)

30 PIN FEMALE EDGE at the computer.

Pin Name

- +5v
- +5v
- **A7**
- A12
- A6
- 234567 A13
- **A5**
- 8 **A8**
- 9 **A4**

- A0

- D1
- D6
- D5
- D3 D4

- GND

Contributor: Rob Gill <gillr@mailcity.com>

Source: SVI 328 mk II user manual

MIDI Out

MIDI=Musical Instrument Digital Interface.



(At the peripheral)



(At the cable)

5 PIN DIN 180° (DIN41524) FEMALE at the peripheral. 5 PIN DIN 180° (DIN41524) MALE at the cable.

Pin Name Description

Not connected n/c

GND Ground

2 n/c Not connected

CSINK Current Sink

CSRC Current Source

Contributor: Joakim Ögren

Source: ?

MIDI In

MIDI=Musical Instrument Digital Interface.



(At the peripheral)



(At the cable)

5 PIN DIN 180° (DIN41524) FEMALE at the peripheral. 5 PIN DIN 180° (DIN41524) MALE at the cable.

Pin Name Description

1 n/c Not connected 2 n/c Not connected 3 n/c Not connected 4 CSRC Current Source 5 CSINK Current Sink

Contributor: Joakim Ögren

Source: ?

Minuteman UPS

Is the directions right???



(At the UPS)

9 PIN D-SUB ??? at the UPS.

Pin Description

- 1 Unused
- 2 Battery power
- 3 Unused
- 4 Common (same as 7)
- 5 Low battery
- 6 RS-232 level shutdown
- 7 Common (same as 4)
- 8 Ground level shutdown (A500 and above, reserved on <A500)
- 9 Reserved

Pins 2 and 5 are connected to Common when they are true. On pin 6, an rs-232 high level (>9V) will shutdown, when running off the battery. On pin 8, shorting to ground will shutdown.

Contributor: Joakim Ögren

Source: Tommy's pinout Collection http://csgrad.cs.vt.edu/~tjohnson/pinouts by Tommy Johnson tjohnson@csgrad.cs.vt.edu

C64 Power Supply

Available at the Commodore 64.



(At the computer)

7 PIN DIN 'O' FEMALE at the computer.

Pin Name

- Shield Ground
- Shield Ground
- Shield Ground
- 3 4 5 nc
- +5v In
- 9Vac in
- 9Vac in


Contributor: Rob Gill <gillr@mailcity.com>

Source: Commodore 64 Programmers Reference Guide

Amstrad CPC6128 Stereo

NOT DRAWN YET...

(At the computer)



(At the cable)

3.5 mm STEREO TELEPHONE FEMALE at the computer. 3.5 mm STEREO TELEPHONE MALE at the cable.

Pin Description
L Left Channel
R Right Channel
GND Ground

Contributor: Joakim Ögren, Agnello Guarracino <aggy@ooh.diron.co.uk>

Source: Amstrad CPC6128 User Instructions Manual

Chapter 2 Connector Top 10 Menu

This is not exactly 10 entries, but the most common connectors. If you don't find what you are searching for here, look at the full list.

What does the information that is listed for each connector mean? See the tutorial.

Buses:

- ISA (Technical)
- EISA (Technical)
- PCI (Technical)
- VESA LocalBus (VLB) (Technical)

In/Out:

- Serial (PC 9)
- Serial (PC 25)
- Parallel (PC)
- Centronics Printer

Video:

- VGA (15)
- VGA (9)
- Amiga Video

Joystick/Mouse:

- Gameport (PC)
- Mouse/Joy (Amiga)

Diskdrive:

- Internal Diskdrive

Keyboard:

- Keyboard (5 PC)
- Keyboard (6 PC)

Data storage interfaces:

- SCSI Internal

Chapter 2: Connector Top 10 Menu

- SCSI External Centronics 50
- SCSI External (Amiga/Mac)
- IDE Internal
- ATA Internal

Memories:

- SIMM 30-pin
- SIMM 72-pin

Home audio/video:

- SCART

Networking:

- Ethernet 10Base-T

Last updated 1997-11-17.

(C) Joakim Ögren 1996,1997



Chapter 3 Cable Menu

What does the information that is listed for each connector mean? See the tutorial.

Nullmodem:

- Nullmodem (9p to 9p)
- Nullmodem (9p to 25p)
- Nullmodem (25p to 25p)
- Mac to C64 Nullmodem

Modem:

- Modem (9p to 25p)
- Modem (25p to 25p)
- Two-Wire Modem (9p to 25p)
- Two-Wire Modem (25p to 25p)
- Macintosh Modem (With DTR)
- Macintosh Modem (Without DTR)
- RocketPort Serial (25) Cable
- Modem (9p to 15p)

Printer:

- Centronics Printercable
- Serial Printer (9p to 25p)
- Serial Printer (25p to 25p)
- C64 Centronics Printer

Parallel:

- LapLink/InterLink Parallel
- ParNet Parallel
- 64NET
- GEOCable

Misc Serial:

- Cisco Console (9p)
- Cisco Console (25p)
- Conrad Electronics MM3610D (9p)
- Conrad Electronics MM3610D (25p)

- Mac to HP48

Loopback plugs:

- Parallel Port Loopback (Norton)
- Parallel Port Loopback (Checklt)
- Serial Port Loopback (9p Norton)
- Serial Port Loopback (25p Norton)
- Serial Port Loopback (9p CheckIt)
- Serial Port Loopback (25p CheckIt)

Data storage:

- Floppy cable
- IDE cable
- SCSI cable (Amiga/Mac)
- SCSI Cable (D-Sub to Hi D-Sub)
- ST506/412 cable
- ESDI cable
- Paravision SX1 to IDE

TV/Video/Monitor:

- Video to TV SCART cable
- Amiga to SCART cable
- 9 to 15 pin VGA cable
- Amiga to C1084 Monitor cable
- C128/C64C to CBM 1902A Monitor cable
- C128/C64C to SCART (S-Video) cable
- NeoGeo to SCART cable

Networking:

- Ethernet 10/100Base-T Crossover cable
- Ethernet 10/100Base-T Straight Thru cable
- Ethernet 100Base-T4 Crossover cable

Misc:

- ParaLoad cable
- X1541 cable
- MIDI cable
- Misc unsupported cables

Last updated 1997-11-17.

(C) Joakim Ögren 1996,1997


Short tutorial

Heading

First at each page there a short heading describing the cable.

Pictures of the connectors

After that there is at each page there is one or more pictures of the connectors. Sometimes there is some question marks only. This means that I don't know what kind of connector it is or how it looks.




There may be some pictures I haven't drawn yet. I illustrate this with the following advanced picture:

NOT DRAWN YET...

(To the computer)

Normally are one or more pictures. These are seen from the front, and NOT the soldside. Holes (female connectors usually) are darkened. Look at the example below. The first is a female connector and the send a male. The texts insde parentheses will tell you at which kind of the device it will look like that.



Texts describing the connectors

Below the pictures there is texts that describes the connectors. Including the name of the physical connector.

25 PIN D-SUB MALE to the Computer 36 PIN CENTRONICS MALE to the Printer.

Pin table

The pin table is perhaps the information you are looking for. Should be simple to read. Contains mostly the following three columns; Name, Pin 1, Pin 2. Sometimes when not the same pin is connected to each side there is another column describing the name at connector 2.

	25-DSub	36-Cen
Strobe	1	1
Data Bit 0	2	2
Data Bit 1	3	3
Data Bit 2	4	4

Data Bit 3 5 5
Data Bit 4 6 6
Data Bit 5 7 7
Data Bit 6 8 8
Data Bit 7 9 9

Contributor & Source


All persons that helped me or sent me information about the connector will be listed here. The source of the information is perhaps a book or another site. I must admit that I am bad at writing the source, but I will try to fill in these in the future.

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

Nullmodem (9-9) Cable

Use this cable between two DTE devices (for instance two computers).



9 PIN D-SUB FEMALE to Computer 1. 9 PIN D-SUB FEMALE to Computer 2.

	D-Sub 1	D-Sub 2	
Receive Data	2	3	Transmit Data
Transmit Data	3	2	Receive Data
Data Terminal Ready	4	6+1	Data Set Ready + Carrier Detect
System Ground	5	5	System Ground
Data Set Ready + Carrier Detect	6+1	4	Data Terminal Ready
Request to Send	7	8	Clear to Send
Clear to Send	8	7	Request to Send

Note: DSR & CD are jumpered to fool the programs to think that they are online.


Contributor: Joakim ÖgrenDrew Sullivan <drew@ss.org>, Niklas Edmundsson <nikke@ing.umu.se>, Don Rifkin <Don.Rifkin@mci.com>

Source: ?

Request to Send

Nullmodem (9-25) Cable

Use this cable between two DTE devices (for instance two computers).



9 PIN D-SUB FEMALE to Computer 1. 25 PIN D-SUB FEMALE to Computer 2.

D-3ub 9 D-3ub 25						
Receive Data	2	2	Transmit Data			
Transmit Data	3	3	Receive Data			
Data Terminal Ready	4	6+8	Data Set Ready + Carrier Detect			
System Ground	5	7	System Ground			
Data Set Ready + Carrier Detect	6+1	20	Data Terminal Ready			
Request to Send	7	5	Clear to Send			

Note: DSR & CD are jumpered to fool the programs to think that they are online.


Contributor: Joakim Ögren, Drew Sullivan <drew@ss.org>, Niklas Edmundsson <nikke@ing.umu.se>, Don Rifkin <Don.Rifkin@mci.com>

Source: ?

Clear to Send

Nullmodem (25-25) Cable

Use this cable between two DTE devices (for instance two computers).



25 PIN D-SUB FEMALE to Computer 1. 25 PIN D-SUB FEMALE to Computer 2.

D-Sub 1 D-Sub 2

Transmit Data
Receive Data
Data Set Ready + Carrier Detect
System Ground
Data Terminal Ready
Clear to Send
Request to Send


Note: DSR & CD are jumpered to fool the programs to think that they are online.

Contributor: Joakim Ögren, Drew Sullivan <drew@ss.org>, Niklas Edmundsson <nikke@ing.umu.se>, Don Rifkin <Don.Rifkin@mci.com>, Richard Marker <richmarker@aol.com>

Source: ?

Mac to C64 Nullmodem Cable

The RS-232 standard on the C64 is a little bit strange. It uses inverted TTL level for the signals. The RS-422 ports on the Macintosh has both an inverted and non-inverted input. By using the inverted instead of non-inverted the inverted C64 level is back to normal.



(To the C64).

8 PIN MINI-DIN MALE to the Macintosh. DZM 12 DREH to the C64 UserPort.


Mac C64
GND+RXD- 4+5 1+12+A+N GND
RXD+ 8 M TXD (PA2)
TXD+ 6 B+C RXD (FLAG2+PB0)
D+E RTS+DTR (PB1+PB2)

Contributor: Joakim Ögren, Pierre Olivier <olipie@aei.ca>

Source: Usenet posting in comp.sys.cbm, A very simple C64 to Macintosh serial cable khttp://stekt.oulu.fi/~jopi/electronics/cbm/C64_to_mac by Chris Baird <c8923075@cs.newcastle.edu.au>

Modem (9-25) Cable

This cable should be used for DTE to DCE (for instance computer to modem) connections with hardware handshaking.



9 PIN D-SUB FEMALE to the Computer 25 PIN D-SUB MALE to the Modem


	Female	Male	Dir
Shield		1	
Transmit Data	3	2	\rightarrow
Receive Data	2	3	•
Request to Send	7	4	\rightarrow
Clear to Send	8	5	•
Data Set Ready	6	6	•
System Ground	5	7	
Carrier Detect	1	8	-
Data Terminal Ready	4	20	\rightarrow
Ring Indicator	9	22	-

Contributor: Joakim Ögren, Søren Graversen <graver@post1.tele.dk>

Source: ?

Modem (25-25) Cable

This cable should be used for DTE to DCE (for instance computer to modem) connections with hardware handshaking.



25 PIN D-SUB FEMALE to the Computer 25 PIN D-SUB MALE to the Modem


	Female	Male	Dir
Shield Ground	1	1	
Transmit Data	2	2	\rightarrow
Receive Data	3	3	-
Request to Send	4	4	\rightarrow
Clear to Send	5	5	-
Data Set Ready	6	6	-
System Ground	7	7	
Carrier Detect	8	8	-
Data Terminal Ready	20	20	\rightarrow
Ring Indicator	22	22	+

Contributor: Joakim Ögren, Søren Graversen <graver@post1.tele.dk>

Source: ?

Two-Wire Modem (9-25) Cable

This cable should be used for DTE to DCE (for instance computer to modem) connections without hardware handshaking.




9 PIN D-SUB FEMALE to the Computer 25 PIN D-SUB MALE to the Modem

	Female	Male	Dir
Shield Ground Transmit Data Receive Data System Ground	3 2 5	1 2 3 7	⇄
Jumper these: Request to Send Clear to Send	7 8		
Data Set Ready Carrier Detect Data Terminal Ready	6 1 4		#
Request to Send Clear to Send		4 5	⇄
Data Set Ready Carrier Detect Data Terminal Ready	4	6 8 20	↓
Contributor: Joakim Ögrer			

Source: ?

Two-Wire Modem (25-25) Cable

This cable should be used for DTE to DCE (for instance computer to modem) connections without hardware handshaking.



25 PIN D-SUB FEMALE to the Computer 25 PIN D-SUB MALE to the Modem

	Female	Male	Dir
Shield Ground Transmit Data Receive Data System Ground	1 2 3 7	1 2 3 7	⇄
Jumper these: Request to Send Clear to Send	4 5		
Data Set Ready Carrier Detect Data Terminal Ready	6 8 20		#
Request to Send Clear to Send		4 5	⇄
Data Set Ready Carrier Detect Data Terminal Ready	4	6 8 20	₽


Source: ?

Please send any comments to Joakim Ögren.

Contributor: Joakim Ögren

Macintosh Modem (With DTR) Cable

This cable should be used for DTE to DCE (for instance computer to modem) connections with DTR.



8 PIN MINI-DIN MALE to the Computer. 25 PIN D-SUB MALE to the Modem

	Mac	Dir	Modem	
HSKo	1	\rightarrow	4+20	RTS+DTR
HSKi	2	4	5	CTS
TxD-	3	\rightarrow	2	TxD
RxD-	5	4	3	RxD
GND+RxD+	4+8	-	7	GND
GPi	5	4	8	DCD


Contributor: Joakim Ögren, Pierre Olivier <olipie@aei.ca>

Source: comp.sys.mac.comm FAQ Part 1

http://www.cis.ohio-state.edu/hypertext/faq/usenet/macintosh/comm-faq/part1/faq.html

Macintosh Modem (Without DTR) Cable

This cable should be used for DTE to DCE (for instance computer to modem) connections without DTR.



8 PIN MINI-DIN MALE to the Computer. 25 PIN D-SUB MALE to the Modem

	Mac	Dir	Moder	n
HSKo	1	\rightarrow	4	RTS
HSKi	2	-	5	CTS
TxD-	3	\rightarrow	2	TxD
RxD-	5	-	3	RxD
GND+RxI	D+ 4+8	-	7	GND
			6+20	DSR+DTR


Contributor: Joakim Ögren, Pierre Olivier <olipie@aei.ca>

Source: comp.sys.mac.comm FAQ Part 1

http://www.cis.ohio-state.edu/hypertext/faq/usenet/macintosh/comm-faq/part1/faq.html

RocketPort Serial (25) Cable

Use this cable to connect a RocketPort serialport card to a modem.



RJ45 MALE CONNECTOR to the RocketPort card. 25 PIN D-SUB MALE to the modem


Description	RJ45	D-Sub	Dir
Request To Send	1	4	\rightarrow
Data Terminal Ready	2	20	\rightarrow
Ground	3	7	\rightarrow
Tranceive Data	3	2	\rightarrow
Receive Data	6	3	—
Data Carrier Detect	6	8	←
Data Set Ready	7	6	←
Clear To Send	8	5	—

Contributor: Joakim Ögren, Karl Asha <karl@blackdown.com>

Source: ?

Modem (9-15) Cable

This cable should be used to connect an internal 14.4kbps Speedster modem to a computer.




9 PIN D-SUB FEMALE to the Computer 15 PIN FEMALE ??? to the modem.

	9 pin	15 pin	Dir
Carrier Detect	1	11	—
Receive Data	2	13	₩
Transmit Data	3	12	\rightarrow
Data Terminal Ready	4	10	\rightarrow
System Ground	5	1+8+15	
Data Set Ready	6	3	₩
Request to Send	7	4	\rightarrow
Clear to Send	8	5	←
Ring Indicator	9	6	←

Contributor: Joakim Ögren, Joerg Brinkel <jb@itm.rwth-aachen.de>

Source: ?

Printer Cable



25 PIN D-SUB MALE to the Computer 36 PIN CENTRONICS MALE to the Printer.


	25-DSub	36-Cen
Strobe	1	1
Data Bit 0	2	2
Data Bit 1	3	3
Data Bit 2	4	2 3 4
Data Bit 3	2 3 4 5 6 7	5 6
Data Bit 4	6	6
Data Bit 5	7	7
Data Bit 6	8	8
Data Bit 7	9	9
Acknowledge	10	10
Busy	11	11
Paper Out	12	12
Select	13	13
Autofeed	14	14
Error	15	32
Reset	16	31
Select	17	36
Signal Ground		33
Signal Ground	19	19,20
Signal Ground		21,22
Signal Ground	21	23,24
Signal Ground		25,26
Signal Ground	23	27
Signal Ground	24	28,29
Signal Ground	25 Shiold	30,16
Shield	Shield	Shield+17

Contributor: Joakim Ögren, Petr Krc <magneton@mail.firstnet.cz>

Source: ?

Serial Printer (9-25) Cable

Use this cable between two a computer (DTE) and a printer (DTE) devices.



9 PIN D-SUB FEMALE to Computer. 25 PIN D-SUB FEMALE to Printer.

D-Su	h /	ם ו	C	h 2	ì
บ-อน	D	י-עו	วน	υZ	


Receive Data	3	3	Transmit Data
Transmit Data	2	2	Receive Data
Clear To Send + Data Set Ready	8 + 6	20	Data Terminal Ready
Carrier Detect + Data Terminal Ready	1 + 4		•
Ground	5	7	Ground

Contributor: Joakim Ögren

Source: ?

Serial Printer (25-25) Cable

Use this cable between two a computer (DTE) and a printer (DTE) devices.



25 PIN D-SUB FEMALE to Computer. 25 PIN D-SUB FEMALE to Printer.

D-Su	ıh 1	D-Si	uh 2


Receive Data	2	3	Transmit Data
Transmit Data	3	2	Receive Data
Clear To Send + Data Set Ready	5 + 6	20	Data Terminal Ready
Carrier Detect + Data Terminal Ready	8 + 20		•
Ground	7	7	Ground

Contributor: Joakim Ögren

Source: ?

C64 Centronics Printer Cable

Requires a cartridge with Centronics support (TFCIII or ActionReplay.)



DZM 12 DREH to the C64 UserPort. 36 PIN CENTRONICS MALE to the Printer.

	C64	Dir	Printer	
GND	1,12,A,N		19-30,33	Ground
FLAG2		\leftarrow		Acknowledge
PB0	С	\rightarrow	2	Data 0
PB1	D	\rightarrow	3	Data 1
PB2	E	\rightarrow	4	Data 2
PB3	F	\rightarrow	5	Data 3
PB4	Н	\rightarrow	6	Data 4
PB5	J	\rightarrow	7	Data 5
PB6	K	\rightarrow	8	Data 6
PB7	L	\rightarrow	9	Data 7
PA2	M	\rightarrow	1	Strobe
GND	3	\rightarrow	31	Initialize Printer


Contributor: Joakim Ögren

Source: CBM Memorial Page Pinouts http://www.vuse.vanderbilt.edu/~thompsbb/cbm_conn.txt, pinout by Roy Kannady http://www.vuse.vanderbilt.edu/~thompsbb/cbm_conn.txt, pinout by Roy Kannady https://www.vuse.vanderbilt.edu/~thompsbb/cbm_conn.txt, pinout by Roy Kannady <a href="https://www.vuse.vanderbilt.edu/~thompsbb/cbm_conn.txt, pinout by Roy Kannady <a href="https://www.vuse.vanderbilt.edu/~thompsbb/cbm_

LapLink/InterLink Parallel Cable

Will work with:

- LapLink from Travelling Software
- MS-DOS v6.0 InterLink from Microsoft
- Windows 95 Direct Cable connection from Microsoft
- Norton Commander v4.0 & v5.0 from Symantec




25 PIN D-SUB MALE to Computer 1. 25 PIN D-SUB MALE to Computer 2.

Name	Pin	Pin	Name
Data Bit 0	2	15	Error
Data Bit 1	3	13	Select
Data Bit 2	4	12	Paper Out
Data Bit 3	5	10	Acknowledge
Data Bit 4	6	11	Busy
Acknowledge	10	5	Data Bit 3
Busy	11	6	Data Bit 4
Paper Out	12	4	Data Bit 2
Select	13	3	Data Bit 1
Error	15	2	Data Bit 0
Reset	16	16	Reset
Select	17	17	Select
Signal Ground	25	25	Signal Ground

Contributor: Joakim Ögren

Source: ?

ParNet Parallel Cable




25 PIN D-SUB MALE to Computer 1. 25 PIN D-SUB MALE to Computer 2.

Name	Pin	Pin	Name
Data Bit 0	2	2	Data Bit 0
Data Bit 1	3	3	Data Bit 1
Data Bit 2	4	4	Data Bit 2
Data Bit 3	5	5	Data Bit 3
Data Bit 4	6	6	Data Bit 4
Data Bit 5	7	7	Data Bit 5
Data Bit 6	8	8	Data Bit 6
Data Bit 7	9	9	Data Bit 7
Acknowledge + Select	10+13	10+13	Acknowledge + Select
Busy	11	11	Busy
Paper Out	12	12	Paper Out
Signal Ground	17-25	17-25	Signal Ground

Contributor: Joakim Ögren

Source: ?

64NET Cable




DZM 12 DREH to the C64 UserPort. 25 PIN D-SUB MALE to the PC

	C64	Dir	PC	
GND	Α		25	GND
PB0	С	\rightarrow	10	/ACK
PB1	D	\rightarrow	11	BUSY
PB2	Ε	\rightarrow	12	PE
PB3	F	•	5	D3
PB4	Н	•	6	D4
PB5	J	•	7	D5
PB6	K	•	8	D6
PB7	L	\leftarrow	9	D7

Contributor: Joakim Ögren

Source: 64NET v1.82.58 documentation by Paul Gardner-Stephen <gardners@ist.flinders.edu.au> Please send any comments to Joakim Ögren.

GEOCable Cable



DZM 12 DREH to the C64 UserPort. 36 PIN CENTRONICS MALE at the Printer.

C64 Printer Ground A 33 Ground Flag 2 BCDEF 11 Busy PB₀ 2 Data 1 PB₁ 3 4 5 Data 2 Data 3 PB₂ PB3 Data 4 67 PB4 Data 5 PB5 Data 6 PB6 Data 7 PB7 9 Data 8 PA2 Strobe M 1 Ground N Ground


Contributor: Joakim Ögren

Source: comp.sys.cbm General FAQ v3.1 Part 7

http://www.lib.ox.ac.uk/internet/news/faq/archive/cbm-main-faq.3.1.p7.html

Cisco Console (9) Cable

Use this cable to configure a Cisco router thru the Console port at the router.



9 PIN D-SUB FEMALE to the Computer RJ45 MALE CONNECTOR to the Cisco router.


	Female	Male	Dir
Receive Data	2	3	←
Transmit Data	3	6	\rightarrow
Data Terminal Ready	4	7	\rightarrow
Ground (use as shield)	5		
Data Set Ready	6	2	-
Request to Send	7	8	\rightarrow
Clear to Send	8	1	

Contributor: Joakim Ögren, Damien Miller <dmiller@vitnet.com.sg>

Source: ?

Cisco Console (25) Cable

Use this cable to configure a Cisco router thru the Console port at the router.



25 PIN D-SUB FEMALE to the Computer RJ45 MALE CONNECTOR to the Cisco router.


	Female	Male	Dir
Shield Ground	1		
Transmit Data	2	6	\rightarrow
Receive Data	3	3	-
Request to Send	4	8	\rightarrow
Clear to Send	5	1	-
Data Set Ready	6	2	-
Data Terminal Ready	20	7	

Contributor: Joakim Ögren, Damien Miller <dmiller@vitnet.com.sg>

Source: ?

Conrad Electronics MM3610D Cable

Use this cable to connect a Conrad Electronics Multimeter 3610D to a PC:s serialport.



9 PIN D-SUB FEMALE to PC. 5 PIN UNKNOWN CONNECTOR to the multimeter


	PC	Conrad	Dir
Request To Send	7	1	\rightarrow
Receive Data	2	2	-
Transmit Data	3	3	\rightarrow
Data Terminal Ready	4	4	\rightarrow
Ground	5	5	

Contributor: Joakim Ögren, Anselm Belz <a.belz@samson.mbis.de>

Source: ?

Conrad Electronics MM3610D Cable

Use this cable to connect a Conrad Electronics Multimeter 3610D to a PC:s serialport.




25 PIN D-SUB FEMALE to PC. 5 PIN UNKNOWN CONNECTOR to the multimeter

	PC	Conrad	Dir
Request To Send	4	1	\rightarrow
Receive Data	3	2	-
Transmit Data	2	3	\rightarrow
Data Terminal Ready	20	4	\rightarrow
Ground	7	5	

Contributor: Joakim Ögren, Anselm Belz <a.belz@samson.mbis.de>

Source: ?

Mac to HP48 Cable



(To the HP48).

8 PIN MINI-DIN MALE to the Computer. 4 PIN ??? FEMALE to the HP48


RxD
TxD
GND
Shield

Contributor: Joakim Ögren, Pierre Olivier <olipie@aei.ca>

Sources: Usenet posting in comp.sys.cbm, Mac to C64 Interface http://stekt.oulu.fi/~jopi/electronics/cbm/C64_to_mac by Tomas Moberg <fr94tmg@ing.umu.se> Sources: Usenet posting in comp.sys.cbm, A very simple C64 to Macintosh serial cable http://stekt.oulu.fi/~jopi/electronics/cbm/C64_to_mac by Chris Baird <c8923075@cs.newcastle.edu.au>

Parallel Port Loopback (Norton)

Used to verify that a port is working. This one works with Norton Utilities: Norton Diagnostics from Symantec.



25 PIN D-SUB MALE to Computer.


Name **Pin Pin Name** Data Bit 0 2 Error Data Bit 1 3 13 Select Data Bit 2 4 12 Paper Out Data Bit 3 5 10 Acknowledge Data Bit 4 6 11 Busy

Contributor: Joakim Ögren

Source: ?

Parallel Port Loopback (CheckIt)

Used to verify that a port is working. This one works with Checklt.



25 PIN D-SUB MALE to Computer.

NamePinPinNameBusy1117Select InputAcknowledge1016InitializePaper end1214Auto FeedSelect131StrobeData Bit 0215Error

Contributor: Joakim Ögren, "Coolsys" <coolsys@geocities.com>

Source: ?

Serial Port Loopback (9 Norton)

Used to verify that a port is working. This one works with Norton Utilities: Norton Diagnostics from Symantec.



(To Computer).

9 PIN D-SUB FEMALE to Computer.


Name Pin Pin Pin Pin Jumpering 1 2 3 Jumpering 2 7 8 Jumpering 3 1 4 6 9

Contributor: Joakim Ögren

Source: ?

Serial Port Loopback (25 Norton)

Used to verify that a port is working. This one works with Norton Utilities: Norton Diagnostics from Symantec.



25 PIN D-SUB FEMALE to Computer.

Name	Pin	Pin	Pin	Pin
Jumpering 1	2	3		
Jumpering 2	4	5		
Jumpering 3	6	8	20	22

Contributor: Joakim Ögren

Source: ?

Serial Port Loopback (9 CheckIt)

Used to verify that a port is working. This one works with Checklt.



(To Computer).

9 PIN D-SUB FEMALE to Computer.

Name Pin Pin Name


CD 1 6 DSR CD 1 9 RI RXD 2 3 TXD DTR 4 6 DSR RTS 7 8 CTS

Contributor: Joakim Ögren, "Coolsys" <coolsys@geocities.com>

Source: ?

Serial Port Loopback (25 CheckIt)

Used to verify that a port is working. This one works with Checklt.



(To Computer).

25 PIN D-SUB FEMALE to Computer.

Name Pin Pin Pin Pin

Jumpering 1 2 3 5 8

Jumpering 2

Jumpering 3 6 22 20

Contributor: Joakim Ögren, "Coolsys" <coolsys@geocities.com>


Source: ?

Floppy Cable

The original floppy cable required that each drive was jumpered to the right ID. But IBM come up with an idea to avoid jumpering the floppies.

If wire 10-16 are twisted before the last connector the jumpering is avoided. Each drive should be jumpered to act as Drive 2. If only one drive is used then leave the middle connector free.

The IDC could also be an edge connector on some old drives.



34 PIN IDC FEMALE to the Controller. 34 PIN IDC FEMALE to the Drive 2. 34 PIN IDC FEMALE to the Drive 1.

Controller Drive 1 Drive 2


Wire	1-9	1-9	1-9	1-9
Wire	10	10	16	10
Wire	11	11	15	11
Wire	12	12	14	12
Wire	13	13	13	13
Wire	14	14	12	14
Wire	15	15	11	15
Wire	16	16	10	16
Wire	17-34	17-34	17-34	17-34

Contributor: Joakim Ögren

Source: TheRef TechTalk http://theref.c3d.rl.af.mil

IDE Cable

The IDE interface requires only one cable. All pins straight from 1 to 1, 2 to 2 and so on. The drives can be connected in any order. Only remember that one should be jumpered as Master and the other as Slave. If only one drive is used, jumper it as Single (if such a mode exists, or most common Master else).



40 PIN IDC FEMALE to the Controller. 40 PIN IDC FEMALE to the Drive 1. 40 PIN IDC FEMALE to the Drive 2.

ControllerDrive 1 Drive 2


Wire 1-40 1-40

1-40 1-40

Contributor: Joakim Ögren

Source: ?

SCSI Cable (Amiga/Mac)



(To the peripheral).

25 PIN D-SUB FEMALE to the Amiga/Mac. 50 PIN IDC FEMALE to the peripheral.


	DSub	IDC
Request	1	48
Message	2	42
Input/Output	2 3	50
Reset	4	40
Acknowledge	5	38
Busy	6	36
Data Bus 0	8	2
Data Bus 3	10	8
Data Bus 5	11	12
Data Bus 6	12	14
Data Bus 7	13	16
Control/Data	15	46
Attention	17	32
Select	19	44
Data Parity	20	18
Data Bus 1	21	4
Data Bus 2	22	6
Data Bus 4	23	10
Termination Power	25	26

Note: All the other pins (7+9+14+16+18+24) at the DSub should be connected to the all odd pins except 25 at the IDC connector.

Contributor: Joakim Ögren

Source: ?

SCSI Cable (D-Sub to Hi D-Sub)



25 PIN D-SUB MALE to the Amiga/Mac. 50 PIN HI-DENSITY D-SUB MALE to the peripheral.

	DSub	Hi DSub
Request	1	49
Message	2	46
Input/Output	3	50
Reset	4	45
Acknowledge	5	44
Busy	6	43
Data Bus 0	8	26
Data Bus 3	-	29
Data Bus 5	11	31
Data Bus 6	12	32
Data Bus 7	13	33
Control/Data	15	48
Attention	17	41
Select	19	47
Data Parity		34
Data Bus 1	21	27
Data Bus 2	22	28
Data Bus 4	23	30
Termination Power	25	38


Note: All the other pins (7+9+14+16+18+24) at the DSub should be connected to pins 1-25 at the Hi-density D-Sub connector.

Contributor: Joakim Ögren


Source: ?

ST506/412 Cable

The ST506/412 interface requires two cables, one for control and one for data. The control cable is shared between the two drives. But each drive has each own data cable. By twisting some wires on the control cable it won't be necessary to set the ID for each drive, since the twist will do the job. Wires 25 to 29 should be twisted between drive 1 & drive 2.



Control cable




34 PIN IDC FEMALE to the Controller. 34 PIN IDC FEMALE to the Drive 2.

34 PIN IDC FEMALE to the Drive 1.

Controller Drive 1 Drive 2

Wire	1-24	1-9	1-9	1-9
Wire	25	25	29	25
Wire	26	26	28	26
Wire	27	27	27	27
Wire	28	28	26	28
Wire	29	29	25	29
Wire	30-34	30-34	30-34	30-34

Data cable



20 PIN IDC FEMALE to the Controller. 20 PIN IDC FEMALE to the Drive.

Controller Drive Wire 1-20 1-20 1-20


Contributor: Joakim Ögren

Source: TheRef TechTalk http://theref.c3d.rl.af.mil




ESDI Cable

The ESDI interface requires two cables, one for control and one for data. The control cable is shared between the two drives. But each drive has each own data cable. By twisting some wires on the control cable it won't be necessary to set the ID for each drive, since the twist will do the job. Wires 25 to 29 should be twisted between drive 1 & drive 2.



Control cable



34 PIN IDC FEMALE to the Controller.


34 PIN IDC FEMALE to the Drive 2.

34 PIN IDC FEMALE to the Drive 1.

Controller Drive 1 Drive 2

Wire	1-24	1-9	1-9	1-9
Wire	25	25	29	25
Wire	26	26	28	26
Wire	27	27	27	27
Wire	28	28	26	28
Wire	29	29	25	29
Wire	30-34	30-34	30-34	30-34

Data cable



20 PIN IDC FEMALE to the Controller. 20 PIN IDC FEMALE to the Drive.

ControllerDrive

Wire 1-20 1-20


1-20

Contributor: Joakim Ögren

Source: TheRef TechTalk http://theref.c3d.rl.af.mil

Paravision SX1 to IDE Cable

Can be used to connect a normal IDE harddisk to the Paravision SX1. Paravision was earlier known as Microbotics.



37 PIN D-SUB FEMALE to the controller. 40 PIN IDC FEMALE to the harddisk.

Description	D-Sub	IDC
Drive Reset	1	1
Data bit 0	2	17
Data bit 2	3	13
Data bit 4	4	9
Data bit 6	5	5
Ground	1 2 3 4 5 6 7 8 9	13 9 5 2 4 8
Data bit 8	7	4
Data bit 10	8	8
Data bit 12	9	12
Data bit 14	10	16
Ground	11+12	19
Ground	13+14	22
Ground	15+16	24
Ground	17	26
5V Power	18	n/c
5V Power	19	n/c
Ground	20 21 22	30 21 22
Data bit 1	21	21
Data bit 3 Data bit 5	23	23
Data bit 7	24	24
Ground	25	40
Data bit 9	26	26
Data bit 11	27	27
Data bit 13	27 28	27 28
Data bit 15	29	29
I/O Write	29 30 31	29 23
I/O Read	31	25
Interrupt Request	32	31
Address bit 2	33	36
Address bit 1	34	33
Address bit 0	35	35
Chip Select 1	36	38
Chip Select 0	37	37

Note: Pin 18+19 (+5V) can be used to power the harddisk. But most harddisks require both +5V and +12V.

Contributor: Joakim Ögren

Source: ?



Video to TV SCART cable


21 PIN SCART MALE to the TV.21 PIN SCART MALE to the Video Recorder.

Audio Right Out Audio Right In Audio Left Out Audio Left In Audio Ground	TV 1 2 3 6 4	VCR 2 1 6 3 4	Audio Right In Audio Right Out Audio Left In Audio Left Out Audio Ground
Red Red Ground Green Green Ground Blue Blue Ground	15 13 11 9	15 13 11 9	Red Red Ground Green Green Ground Blue Blue Ground
Status / 16:9 Reserved Reserved Fast Blanking Ground Fast Blanking Video Out Ground Video In Ground Video Out Video In Ground	12 14 16 17 18 19	8 10 12 14 16 18 17 20 19 21	Status / 16:9 Reserved Reserved Fast Blanking Ground Fast Blanking Video In Ground Video Out Ground Video In Video Out Ground

Contributor: Joakim Ögren

Source: ?

Amiga to SCART cable




23 PIN D-SUB FEMALE to the Amiga 21 PIN SCART MALE to the TV

	Amiga	TV	$(\mathcal{O}_{\mathcal{O}})$
Analog Red	3	15	RGB Red In
Analog Green	4	11	RGB Green In
Analog Blue	5	7	RGB Blue In
Composite Sync	10	20	Video In
Video GND	17	17	Video GND
GND	19	18	Blanking GND
+12V	22	16	Blanking (Connect via a 150 Ohm resistor)
+12V	22	8	Audio/RGB switch (Connect via a 1 kOhm resistor)
Phono Right Phono Right GND		2 4	Audio IN Right GND
Phono Left		6	Audio IN Left
Video GND GND +12V +12V Phono Right	17 19 22 22	17 18 16 8	Video GND Blanking GND Blanking (Connect via a 150 Ohm resistor) Audio/RGB switch (Connect via a 1 kOhm resistor) Audio IN Right

Contributor: Joakim Ögren

Source: ?

9 to 15 pin VGA cable




9 PIN D-SUB MALE to the Computer 15 PIN HIGHDENSITY D-SUB FEMALE to the Monitor

	9-Pin	15-Pin
Red Video	1	1
Green Video	2	2
Blue Video	3	3
Horizontal Sync	4	13
Vertical Sync	5	14
Red GND	6	6
Green GND	7	7
Blue GND	8	8
Sync GND	9	10 + 11

Contributor: Joakim Ögren

Source: ?

Amiga to C1084 Monitor Cable



23 PIN D-SUB FEMALE to the Amiga. 6 PIN DIN MALE at the Monitor.

Am	niga C1084	
3	4	R
4	1	G
5	5	В
10	2	HSYNC
16	3	GND
	3 4 5 10	4 1 5 5 10 2

Contributor: Joakim Ögren

Source: Usenet posting in sfnet.harrastus.elektroniikka, Philips 1084 monarin kytkenta http://www.vuse.vanderbilt.edu/~thompsbb/cbm_conn.txt by Kari Hautanen ktroniikka, Philips 1084 monarin kytkenta ktroniikka, Philips 1084 monarin kytkenta

C128/C64C to CBM 1902A Monitor Cable

5 2 4 3 0 0 0 1 7 8 6 (At the Computer)



(At the Monitor)

8 PIN DIN (DIN45326) MALE at the Computer. 6 PIN DIN MALE at the Monitor.

Computer C1902A

LUM	1	• 6	LUM
CHROMA	8	4	CHROMA
GND	2	3	GND
AOUT	3	2	AUDIO

Contributor: Joakim Ögren

Source: cbm.comp.sys General FAQ v3.1 Part 7

http://www.lib.ox.ac.uk/internet/news/faq/archive/cbm-main-faq.3.1.p7.html

C128/C64C to SCART (S-Video) Cable

8 PIN DIN (DIN45326) MALE at the Computer. 21 PIN SCART MALE to the TV


Computer TV

LUM 1 20 LUM
CHROMA 8 15 CHROMA
GND 2 4+17 GND
AOUT 3 2+6 AUDIO

Contributor: Joakim Ögren, Claudio Brazzale <brzcld@dei.unipd.it>

Source: ?

NeoGeo to SCART Cable



8 PIN DIN (DIN45326) MALE to the Computer. 21 PIN SCART MALE to the TV


	NeoGeo	١V	
Audio Out	1	6+2	Audio In Left+Right
Ground	2	18	Blanking Signal Ground
Composite Video Out	3	20	Composite Video In
?	4	16	Blanking Signal
Green	5		RGB Green In
Red	6	15	RGB Red In
Blue	8	7	RGB Blue In

Contributor: Joakim Ögren, Enzo <enzo@gaianet.net>, Steffen Kupfer <Steffen_Kupfer@compuserve.com>

Source: ?

Ethernet 10/100Base-T Crossover Cable

This cable can be used to cascade hubs, or for connecting two Ethernet stations back-to-back without a hub. It works with both 10Base-T and 100Base-TX.



145 MALE CONNECTOR to restrict interface

RJ45 MALE CONNECTOR to network interface card 1. RJ45 MALE CONNECTOR to network interface card 2.

Name NIC1 NIC2 Name

TX+	1	3	RX+
TX-	2	6	RX-
RX+	3	1	TX+
RX-	6	2	TX-

Note 1: It's important that each pair is kept as a pair. TX+ & TX- must be in the pair, and RX+ & RX- must together in another pair. (Just as the table above shows).

Note 2: You could also connect 4-4, 5-5, 7-7, 8-8.


Contributors: Joakim Ögren, Jim C? <jimc@megalink.net>, Jason D. Pero <JDP6640@ritvax.isc.rit.edu>, Oscar Fernandez Sierra <oscar@charpy.etsiig.uniovi.es>, Cayce Balara <CayceB@yardboy.com>, Jeffrey R. Broido

Smart <Patrick@mail.beon.be>

Source: ?

Ethernet 10/100Base-T Straight Thru Cable

This cable will work with both 10Base-T and 100Base-TX and is used to connect a network interface card to a hub or network outlet. These cables are sometimes called "whips".



RJ45 MALE CONNECTOR to network interface card). RJ45 MALE CONNECTOR to hub).

Name	Pin	Cable Color	Pin	Nam
TX+	1	White/Orange	1	TX+
TX-	2	Orange	2	TX-
RX+	3	White/Green	3	RX+
	4	Blue	4	
	5	White/Blue	5	
RX-	6	Green	6	RX-
	7	White/Brown	7	
	8	Brown	8	

Note: It's important that each pair is kept as a pair. TX+ & TX- must be in the pair, and RX+ & RX- must together in another pair. (Just as the table above shows).

Just for your information, this is how the pairs are named:


1 4 & 5 Blue	or
2 1 & 2 Orange	
3 3 & 6 Green	
4 7 & 8 Brown	

The + side of each pair is called the "tip" and the - side is called the "ring", a reference to old telephone connectors.

Source: ?

Ethernet 100Base-T4 Crossover Cable

This cable can be used to cascade hubs, or for connecting two Ethernet stations back-to-back without a hub.



RJ45 MALE CONNECTOR to network interface card 1. RJ45 MALE CONNECTOR to network interface card 2.


Name	Pin	Pin	Name
TX_D1+	1	3	RX_D2+
TX_D1-	2	6	RX_D2-
RX_D2+	3	1	TX_D1+
RX_D2-	6	2	TX_D1-
BI_D3+	4	7	BI_D4+
BI_D3-	5	8	BI_D4-
BI_D4+	7	4	BI_D3+
BI_D4-	8	5	BI_D3-

Note 1: It's important that each pair is kept as a pair. TX+ & TX- must be in the pair, and RX+ & RX- must together in another pair etc. (Just as the table above shows).

Contributors: Joakim Ögren, Kim Scholte < KScholte @ BigFoot.Com>

Source: ?

ParaLoad Cable



DZM 12 DREH at the C64 UserPort. 25 PIN D-SUB MALE at the Amiga


	C64	Amiga	
Ground		17-25	Ground
FLAG2	В	1	Strobe
PB0	С	2	D0
PB1	D	3	D1
PB2	Е	4	D2
PB3	F	5	D3
PB4	Н	6	D4
PB5	J	7	D5
PB6	K	8	D6
PB7	L	9	D7
PA2	M	11	Busy

Contributor: Joakim Ögren

Source: ParaLoad documentation
Please send any comments to Joakim Ögren.

X1541 Cable

Used to transfer data from a Commodore 1541/1581 diskdrive to a PC. The X1541 software is written by Leopoldo Ghielmetti <GHIELMET@eldi.epfl.ch>.



25 PIN D-SUB MALE to the PC. 6 PIN DIN (DIN45322) MALE to the Cable

	PC	Diskdrive	!
GND	18-25	2	GND
STROBE	1	3	ATN
AUTOFEED	14	4	CLOCK
SELECTIN	17	5	DATA
INIT	16	6	RESET

Contributor: Joakim Ögren, Magnus. Eriksson < magnus. eriksson @mbox309.swipnet.se>

Source: X1541 documentation

Please send any comments to Joakim Ögren.

MIDI Cable



(To the 1st peripheral)



(To the 2nd peripheral)

5 PIN DIN 180° (DIN41524) MALE to the 1st peripheral. 5 PIN DIN 180° (DIN41524) MALE to the 1st peripheral.

1st 2nd

Shield 2 2 Current Source 4 4 Current Sink 5 5

Note: Although that pin 2 only is connected at MIDI Out it's simpler to connect it to both ends.


Contributor: Joakim Ögren

Source: ?

Misc unsupported Cables

These cables may or may not be correctly constructed. Handle with care.


Amiga to IBM RGBI Cable



9 PIN D-SUB ?? to the Monitor. 23 PIN D-SUB FEMALE to the Amiga.

	9 Pin	23 Pin	Comment
Ground	1	16	Q-
Ground	2	16	
Digital Red	3	9	(Via 2 Hex Inverters, i.e 74LS04)
Digital Green	4	8	(Via 2 Hex Inverters, i.e 74LS04)
Digital Blue	5	9	(Via 2 Hex Inverters, i.e 74LS04)
Digital Intensity	6	6	(Via 2 Hex Inverters, i.e 74LS04)
Horizontal Sync	8	11	(Via 1 Hex Inverters, i.e 74LS04)
Verical Sync	9	12	(Via 1 Hex Inverters, i.e 74LS04)
+5V		23	(Power for the IC)

C128 80 columns to 1702 monitor Cable



9 PIN D-SUB MALE to the C128. PHONO MALE to the Monitor.

Ground 1 1 Ground Monochrome out 7 2 Signal

Contributor: Joakim Ögren

Source: Gordon <GAJ2 @psuvm.psu.edu>

Chapter 4 Adapter Menu

What does the information that is listed for each adapter mean? See the tutorial.

Serial:

- Nullmodem adapter
- 9p to 25p Serial adapter

Parallel:

- Centronics to LapLink adapter

Keyboard:

- Mini-DIN to DIN Keyboard adapter
- DIN to Mini-DIN Keyboard adapter
- PS/2 Keyboard (Gateway) Y Adapter
- PS/2 Keyboard (IBM Thinkpad) Y Adapter

Mouse:

- PS/2 to Serial Mouse Adapter
- Serial to PS/2 Mouse Adapter

Joysticks:

- Amiga 4 Joysticks adapter
- PC 2 Joysticks adapter

Video:

- Macintosh Video to VGA Adapter

Misc:

- A1000 to Amiga Parallel adapter

Last updated 1997-11-17.

(C) Joakim Ögren 1996,1997

Short tutorial

Heading

First at each page there a short heading describing the adapter.

Pictures of the connectors

After that there is at each page there is one or more pictures of the connectors, usually there's two connectors. Sometimes there is some question marks only. This means that I don't know what kind of connector it is or how it looks.




(To the computer)

There may be some pictures I haven't drawn yet. I illustrate this with the following advanced picture:

NOT DRAWN YET...

(To the computer)

Normally are one or more pictures. These are seen from the front, and NOT the soldside. Holes (female connectors usually) are darkened. Look at the example below. The first is a female connector and the send a male. The texts inside parentheses will tell you at which kind of the device it will look like that.



Texts describing the connectors

Below the pictures there is texts that describes the connectors. Including the name of the physical connector.

9 PIN D-SUB FEMALE to the Computer. 25 PIN D-SUB MALE to the Serial cable.

Pin table

The pin table is perhaps the information you are looking for. It should be quite simple to read. Contains mostly the following three columns; Name, Pin 1, Pin 2. Sometimes when not the same pin is connected to each side there is another column describing the name at connector 2.

	9-Pin	25-Pin
Carrier Detect	1	8
Receive Data	2	3
Transmit Data	3	2
Data Terminal Ready	4	20

System Ground	5	7
Data Set Ready	6	6
Request to Send	7	4
Clear to Send	8	5
Ring Indicator	9	22

Contributor & Source


All persons that helped me or sent me information about the connector will be listed here. The source of the information is perhaps a book or another site. I must admit that I am bad at writing the source, but I will try to fill in these in the future.

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

Nullmodem Adapter

This adapter will enable you to use a normal serialcable as a nullmodem.



25 PIN D-SUB FEMALE to the Computer. 25 PIN D-SUB MALE to the Serial cable.


Female Male					
Shield Ground	1	1	Shield Ground		
Transmit Data	2	3	Receive Data		
Receive Data	3	2	Transmit Data		
Request to Send	4	5	Clear to Send		
Clear to Send	5	4	Request to Send		
Data Set Ready	6	20	Data Terminal Ready		
Data Terminal Ready	20	6	Data Set Ready		
Ground	7	7	Ground		

Contributor: Joakim Ögren

Source: ?

9 to 25 Serial Adapter

This adapter will enable you to connect a 25 pin serialcable to a 9 pin connector at the computer.



9 PIN D-SUB FEMALE to the Computer. 25 PIN D-SUB MALE to the Serialcable.


	9-Pin	25-Pin
Carrier Detect	1	8
Receive Data	2	3
Transmit Data	3	2
Data Terminal Ready	4	20
System Ground	5	7
Data Set Ready	6	6
Request to Send	7	4
Clear to Send	8	5
Ring Indicator	9	22

Contributor: Joakim Ögren

Source: ?

Centronics to LapLink Adapter

This adapter will allow you to use a normal printercable (Centronics) as a LapLink/InterLink cable.



36 PIN CENTRONICS FEMALE to the Printer cable. 25 PIN D-SUB MALE to the Computer.

Name	36-Cen	25-DSub	Name
Data Bit 0	2	15	Error
Data Bit 1	3	13	Select
Data Bit 2	4	12	Paper Out
Data Bit 3	5	10	Acknowledge
Data Bit 4	6	11	Busy
Acknowledge	10	5	Data Bit 3
Busy	11	6	Data Bit 4
Paper Out	12	4	Data Bit 2
Select	13	3	Data Bit 1
Error	32	2	Data Bit 0
Reset	16	16	Reset
Select	17	17	Select
Signal Ground	19-30+33	18-25	Signal Ground

Contributor: Joakim Ögren, Petr Krc <magneton@mail.firstnet.cz>

Source: ?

Mini-DIN to DIN Keyboard Adapter

This adapter will enable you to use a keyboard with a 6 pin Mini-DIN connector to a computer with a 5 pin DIN connector.



(To the keyboard)



(To the computer)

6 PIN MINI-DIN FEMALE (PS/2 STYLE) to the keyboard. 5 PIN DIN 180° (DIN41524) MALE to the computer.

Mini-DIN DIN

Shield	Shield	Shield
Data	1	2
Ground	3	4
+5 VDC	4	5
Clock	5	1

Contributor: Joakim Ögren, Gilles Ries <gries@glo.be>

Source: ?

DIN to Mini-DIN Keyboard Adapter

This adapter will enable you to use a keyboard with a 5 pin DIN connector to a computer with a 6 pin Mini-DIN connector.



(To the keyboard)



(To the computer)

5 PIN DIN 180° (DIN41524) FEMALE to the keyboard. 6 PIN MINI-DIN MALE (PS/2 STYLE) to the computer.

DIN	Mini-DIN
Shield	Shield
1	5
2	1
4	3
5	4
	Shield 1 2 4

Contributor: Joakim Ögren, Gilles Ries <gries@glo.be>

Source: ?

PS/2 Keyboard (Gateway) Y Adapter

This adapter will enable you to use a keyboard and mouse at the same time. For Gateway computer, may work with other computers (Let me know).

```
(To the Computer)

(To the Keyboard)
```

6 PIN MINI-DIN MALE (PS/2 STYLE) to the Computer. 6 PIN MINI-DIN FEMALE (PS/2 STYLE) to the Keyboard. 6 PIN MINI-DIN FEMALE (PS/2 STYLE) to the Mouse.

Computer Keyboard Mouse

(To the Mouse)

1 .	2	-
2	-	2
1 2 3 4 5 6	3	2 3 4
4		4
5	4 6	-
6	-	6

Contributor: Joakim Ögren, Gilles Ries <gries@glo.be>

Source: Tommy's pinout Collection http://csgrad.cs.vt.edu/~tjohnson/pinouts by Tommy Johnson kltp://csgrad.cs.vt.edu/~tjohnson/pinouts by Tommy Johnson kltp://csgrad.cs.vt.edu/~tjohnson/pinouts by Tommy Johnson kltp://csgrad.cs.vt.edu/~tjohnson/pinouts by Tommy Johnson kltp://csgrad.cs.vt.edu/~tjohnson/pinouts by Tommy Johnson kltp://csgrad.cs.vt.edu/<a href="mailto:kltp://csgrad.cs.

PS/2 Keyboard (IBM Thinkpad) Y Adapter

This adapter will enable you to use a keyboard and mouse at the same time. For IBM Thinkpad computer, may work with other computers (Let me know).

```
(To the Computer)

(To the Keyboard)
```

6 PIN MINI-DIN MALE (PS/2 STYLE) to the Computer. 6 PIN MINI-DIN FEMALE (PS/2 STYLE) to the Keyboard. 6 PIN MINI-DIN FEMALE (PS/2 STYLE) to the Mouse.

Computer Keyboard Mouse

(To the Mouse)

1 .	2	-
2	-	1,2
1 2 3 4 5 6	3	1,2 3 4 5 6
4	4	4
5	4 6	5
6	-	6


Contributor: Joakim Ögren, Gilles Ries <gries@glo.be>

Source: Tommy's pinout Collection http://csgrad.cs.vt.edu/~tjohnson/pinouts by Tommy Johnson tjohnson@csgrad.cs.vt.edu

PS/2 to Serial Mouse Adapter

This adapter will enable you to use a mouse with a 6 pin Mini-DIN (PS/2) connector to a computer with a 9 pin D-SUB (Serial) connector.

This requires that the mouse handles both protocols. A mouse like this is sometimes referred to as a combo-mouse.



6 PIN MINI-DIN FEMALE to the mouse. 9 PIN D-SUB FEMALE to the computer.

Mini-DIN D-SUB

GND 3	5	GND
RxD 2	2	RxD
TxD 6	3	TxD
+5V 4	7	RTS

Contributor: Joakim Ögren, Tomas Ögren <stric@ts.umu.se>, Thomas Eschenbacher <Thomas.H.Eschenbacher@stud.uni-erlangen.de>

Source: ?

Serial to PS/2 Mouse Adapter

This adapter will enable you to use a mouse with a 9 pin D-SUB (Serial) connector to a computer with a 6 pin Mini-DIN (PS/2) connector.

This requires that the mouse handles both protocols. A mouse like this is sometimes referred to as a combo-mouse.

(To the mouse)



(To the computer)

9 PIN D-SUB MALE to the mouse.6 PIN MINI-DIN MALE to the computer.

Mini-DIN D-SUB

+5V 4 4+7+9 DTR+RTS+RI

Data 1 1 CD

Gnd 3 3+5 TXD+GND


Clock 5 6 DSR

Contributor: Joakim Ögren, Tomas Ögren <stric@ts.umu.se>, Thomas Eschenbacher <Thomas.H.Eschenbacher@stud.uni-erlangen.de>

Source: ?

Amiga 4 Joysticks adapter

This adapter will make it possible to connect 2 extra joysticks to the Amiga. This requires that the game is aware of this Multi-Joystick Extender in order to use it. The adapter is connected to the parallelport of the Amiga.



9 PIN D-SUB MALE to the 1st Joystick. 9 PIN D-SUB MALE to the 2nd Joystick. 25 PIN D-SUB MALE to the Parallelcable.


	Parport	Joy 1	Joy 2
Up 1		1	•
Down 1	2	2	
Left 1	4	2	
Right 1	5	4	
Up 2	6		1
Down 2	7		2
Left 2	8		3
Right 2	9		4
Fire 2	11		6
Fire 1	13	6	
Ground 2	18		8
Ground 1	19	8	

Contributor: Joakim Ögren , Rob Gill <gillr@mailcity.com>

Source: Tomi Engdahl's Joystick page http://www.hut.fi/~then/circuits/joystick.html

PC 2 Joysticks adapter

This adapter will make it possible to connect 1 extra joystick to the PC. The gameport contains pins for two joysticks but you will need this adapter to be able to connect two joysticks to one connector.



15 PIN D-SUB MALE to the Computer.

15 PIN D-SUB FEMALE to the 1st Joystick.

15 PIN D-SUB FEMALE to the 2nd Joystick.

	PC	Joy 1	Joy 2
+5 VDC	1	1	-
Button 1	2	2	
Joystick 1 - X	3		
Ground	4	4	4
Ground	5		5
Joystick 1 - Y	6	6	
Button 2	7	7	
+5 VDC	8	8	
+5 VDC	9	9	1
Button 4	10	10	2
Joystick 2 - X	11	11	3
Ground	12	12	
Joystick 2 - Y	13	13	6
Button 3	14	14	7
+5 VDC	15	15	8


Note: Since pin 12 is often used for MIDI-signals on gameport equipped soundcards it's better to use the ground from pin 4 & 5, pin 15 is also used for MIDI-signals...

Contributor: Joakim Ögren

Source: Tomi Engdahl's Joystick page http://www.hut.fi/~then/circuits/joystick.html

Macintosh to VGA Video

Use this adapter to connect a standard VGA (or higher) monitor to your Apple Macintosh.



15 PIN D-SUB MALE to the Computer.

15 PIN HIGHDENSITY D-SUB FEMALE to the Monitor-cable.


Description	Mac	VGA	Dir
Red Ground	1	6	
Red	2	1	\rightarrow
Composite sync	3	13	\rightarrow
Monitor Sense 0	4	4	•
Green	5	2	\rightarrow
Green Ground	6	7	
Monitor Sense 1	7	11	•
No connection	8	n/c	
Blue	9	3	\rightarrow
Monitor sense 2	10	12	4
Sync Ground	11	10	—
Vertical Sync	12	14	\rightarrow
Blue Ground	13	8	
Horizontal Sync Ground	14	n/c	
Horizontal Sync	15	n/c	

Contributor: Joakim Ögren, Michael Van den Acker <rdsmv@huntsman.cse.rmit.edu.au>

Source: ?

A1000 to Amiga Parallel Adapter

This adapter will enable you to connect normal Amiga peripherals to an Amiga 1000. The Amiga 1000 has a male connector at the computer instead of a normal female connector. And some signals has changed places.



25 PIN D-SUB FEMALE to the Amiga 1000. 25 PIN D-SUB FEMALE to the Amiga peripheral.

A1000 Amiga

Ground 14 23 Ground 15 24 Ground 16 25 +5V 23 14 n/c 24 15 Reset 25 16

All other straight over, 1 to 1, 2 to 2...

Contributor: Joakim Ögren

Source: ?

Chapter 5 Circuit Menu

Need help with the circuits? See the tutorial.

Basic circuit blocks

Active Filters:

- Butterworth 1st order Lowpass
- Butterworth 1st order Highpass
- Butterworth 2nd order Lowpass
- Butterworth 2nd order Highpass
- Butterworth 3rd order Lowpass
- Butterworth 3rd order Highpass
- Butterworth 4th order Lowpass
- Butterworth 4th order Highpass
- Bessel 2nd order Lowpass
- Bessel 2nd order Highpass
- Bessel 3rd order Lowpass
- Bessel 3rd order Highpass
- Bessel 4th order Lowpass
- Bessel 4th order Highpass
- Linkwitz 4th order Lowpass
- Linkwitz 4th order Highpass

Last updated 1997-11-17.

(C) Joakim Ögren 1996,1997

Short tutorial

Heading

First at each page there a short heading describing what the connector is.

Pictures of the connectors

After that there is at each page there is one or more pictures of the connectors. Sometimes there is some question marks only. This means that I don't know what kind of connector it is or how it looks.




(At the computer)

There may be some pictures I haven't drawn yet. I illustrate this with the following advanced picture:

NOT DRAWN YET...

(At the computer)

Normally are one or more pictures. These are seen from the front, and NOT the soldside. Holes (female connectors usually) are darkened. Look at the example below. The first is a female connector and the send a male. The texts insde parentheses will tell you at which kind of the device it will look like that.



Texts describing the connectors

Below the pictures there is texts that describes the connectors. Including the name of the physical connector.

5 PIN DIN 180° (DIN41524) at the computer.

Pin table

The pin table is perhaps the information you are looking for. Should be simple to read. Contains mostly the following three columns; Pin, Name & Description.

Pin Name Description
1 CLOCK Key Clock
2 GND GND
3 DATA Key Data
4 VCC +5 VDC
5 n/c Not connected


Contributor & Source

All persons that helped me or sent me information about the connector will be listed here. The source of the information is perhaps a book or another site. I must admit that I am bad at writing the source, but I will try to fill in these in the future.

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

Active Filter: Butterworth (1st order, 6 dB/octave, Lowpass)




R=4.7k-10 kOhm C=1.000/(2*pi*Fc*R)

Units: R [Ohm], C [F], Fc [Hz] Contributor: Joakim Ögren

Source: ?

Active Filter: Butterworth (1st order, 6 dB/octave, Highpass)




C=4.7n-10nF R=1.000/(2*pi*Fc*C)

Units: R [Ohm], C [F], Fc [Hz] Contributor: Joakim Ögren

Source: ?

Active Filter: Butterworth (2nd order, 12 dB/octave, Lowpass)




R=4.7k-10 kOhm Ca=1.414/(2*pi*Fc*R) Cb=0.7071/(2*pi*Fc*R)

Units: R [Ohm], Cx [F], Fc [Hz] Contributor: Joakim Ögren

Source: ?

Active Filter: Butterworth (2st order, 12 dB/octave, Highpass)




C=4.7n-10nF Ra=0.7071/(2*pi*Fc*C) Rb=1.414/(2*pi*Fc*C)

Units: Rx [Ohm], C [F], Fc [Hz] Contributor: Joakim Ögren

Source: ?

Active Filter: Butterworth (3st order, 18 dB/octave, Lowpass)




R=4.7k-10 kOhm Ca=2.000/(2*pi*Fc*R) Cb=0.500/(2*pi*Fc*R) Cc=1.000/(2*pi*Fc*R)

Units: R [Ohm], Cx [F], Fc [Hz] Contributor: Joakim Ögren

Source: ?

Active Filter: Butterworth (3st order, 18 dB/octave, Highpass)



C=4.7n-10nF

Ra=0.500/(2*pi*Fc*C) Rb=2.000/(2*pi*Fc*C)


Rb=2.000/(2*pi*Fc*C) Rc=1.000/(2*pi*Fc*C)

Units: Rx [Ohm], C [F], Fc [Hz]

Contributor: Joakim Ögren

Source: ?

Active Filter: Butterworth (4th order, 24 dB/octave, Lowpass)




R=4.7k-10 kOhm Ca=1.0824/(2*pi*Fc*R) Cb=0.9239/(2*pi*Fc*R) Cc=2.6130/(2*pi*Fc*R) Cd=0.3827/(2*pi*Fc*R)

Units: R [Ohm], Cx [F], Fc [Hz] Contributor: Joakim Ögren

Source: ?

Active Filter: Butterworth (4th order, 24 dB/octave, Highpass)



C=4.7n-10nF

Ra=0.9239/(2*pi*Fc*C) Rb=1.0824/(2*pi*Fc*C)

Rc=0.3827/(2*pi*Fc*C)


Rd=2.6130/(2*pi*Fc*C)

Units: Rx [Ohm], C [F], Fc [Hz]

Contributor: Joakim Ögren

Source: ?

Active Filter: Bessel (2nd order, 12 dB/octave, Lowpass)




R=4.7k-10 kOhm Ca=0.9076/(2*pi*Fc*R) Cb=0.6809/(2*pi*Fc*R)

Units: R [Ohm], Cx [F], Fc [Hz] Contributor: Joakim Ögren

Source: ?

Active Filter: Bessel (2st order, 12 dB/octave, Highpass)



C=4.7n-10nF


Ra=1.1017/(2*pi*Fc*C) Rb=1.4688/(2*pi*Fc*C)

Units: Rx [Ohm], C [F], Fc [Hz]

Contributor: Joakim Ögren

Source: ?

Active Filter: Bessel (3st order, 18 dB/octave, Lowpass)




R=4.7k-10 kOhm Ca=0.9548/(2*pi*Fc*R) Cb=0.4998/(2*pi*Fc*R) Cc=0.7560/(2*pi*Fc*R)

Units: R [Ohm], Cx [F], Fc [Hz] Contributor: Joakim Ögren

Source: ?

Active Filter: Bessel (3st order, 18 dB/octave, Highpass)



C=4.7n-10nF

Ra=1.0474/(2*pi*Fc*C) Rb=2.0008/(2*pi*Fc*C)


Rc=1.3228/(2*pi*Fc*C)

Units: Rx [Ohm], C [F], Fc [Hz]

Contributor: Joakim Ögren

Source: ?

Active Filter: Bessel (4th order, 24 dB/octave, Lowpass)




R=4.7k-10 kOhm Ca=0.7298/(2*pi*Fc*R) Cb=0.6699/(2*pi*Fc*R) Cc=1.0046/(2*pi*Fc*R) Cd=0.3872/(2*pi*Fc*R)

Units: R [Ohm], Cx [F], Fc [Hz] Contributor: Joakim Ögren

Source: ?

Active Filter: Bessel (4th order, 24 dB/octave, Highpass)



C=4.7n-10nF

Ra=1.3701/(2*pi*Fc*C) Rb=1.4929/(2*pi*Fc*C)

Rc=0.9952/(2*pi*Fc*C)


Rd=2.5830/(2*pi*Fc*C)

Units: Rx [Ohm], C [F], Fc [Hz]

Contributor: Joakim Ögren

Source: ?

Active Filter: Linkwitz (4th order, 24 dB/octave, Lowpass)




R=4.7k-10 kOhm Ca=Cc=2*Cb Cb=Cd=1/(2*sqr(2)*pi*Fc*R)

Units: R [Ohm], Cx [F], Fc [Hz]
Contributor: Joakim Ögren

Source: ?

Active Filter: Linkwitz (4st order, 24 dB/octave, Highpass)



C=4.7n-10nF Ra=Rc=1/(2*sqr(2)*pi*Fc*C) Rb=Rd=2Ra

Units: Rx [Ohm], C [F], Fc [Hz] Contributor: Joakim Ögren

Source: ?

Chapter 6 Misc Menu

Background & Information:

- SCSI Information

Definitions:

- DTE & DCE

Last updated 1997-11-17.

(C) Joakim Ögren 1996,1997

SCSI Information

Background

It all started back in 1979 when the diskdrive manufacturer come with the bright idea to make a new transfer protocol. The protocol was named Shugart Associates Systems Interface, SASI. This protocol wasn't an ANSI standard, so NCR join Shugart and the ANSI committee X3T9.2 was formed. The new name for the protocol was, Small Computer Systems Interface, SCSI.

Common Command Set, CCS, was added in 1985. ANSI finished the SCSI standard in 1986. SCSI-II devices was released in 1988 and was an official standard in 1994. SCSI-III is currently not yet official.

Usage

SCSI is used to connect peripherals to an computer. It allows you to connect harddisks, tape devices, CD-ROMs, CD-R units, DVD, scanners, printers and many other devices. SCSI is in opposite to IDE/ATA very flexible. Today SCSI is most often used servers and other computers which require very good performance. IDE/ATA is more popular due to the fact that IDE/ATA devices tend to be cheaper.

Definitions

SCSI

Short for Small Computer Systems Interface. The original SCSI protocol. ANSI standard X3.131-1996. Busspeed 5 MHz. Datawidth 8 bits.

SCSI-II

SCSI-II adds support for CD-ROM's, scanners and tapedrives.

Fast SCSI-II

Uses the busspeed of 10MHz instead of the original 5MHz.

Wide SCSI-II

Uses 16 bits instead of the original 8 bits.

Ultra SCSI-III

Uses the busspeed of 20MHz.

Contributors: Joakim Ögren

Source: From the head of Joakim Ögren

Definition: DTE & DCE

DTE

DTE is acronym for Data Terminal Equipment.

Examples of DTE is computers, printers & terminals.

DCE

DCE is acronym for Data Communication Equipment.

Examples of DCE is modems.

Wiring

Wiring a cable for DTE to DCE communication is easy. All wires goes straight from pin x to pin x.

But wiring a cable for DTE to DTE (nullmodem) or DCE to DCE requires that some wires are crossed. A signal should be wired from pin x to the opposite signal at the other end. With opposite signals I mean for example Transmit & Receive.

Contributors: Joakim Ögren, Richard L. Lane <rlane@eastman.com>, Rob Gill <gillr@mailcity.com>

Source: ?

Chapter 7 Table Menu

- AWG, American Wire Gauge standard
- SI Prefixes, Is 1 kW equal 1000000mW?

Last updated 1997-11-17.

(C) Joakim Ögren 1996,1997

AWG

AWG=American Wire Gauge standard

Gauge	Diam	_	R	I at 3A/mm2
AWG 46	mm 0,04	mm2 0,0013	ohm/km 13700	mA 3,8
44	0,04	0,0013	8750	6
42	0,06	0,0028	6070	9
41	0,07	0,0039	4460	12
40	0,08	0,0050	3420	15
39	0,09	0,0064	2700	19
38	0,10	0,0078	2190	24
37	0,11	0,0095	1810	28
00	0,12	0,011	1520	33
36	0,13	0,013	1300	40
35	0,14 0,15	0,015 0,018	1120 970	45 54
34	0,13	0,010	844	60
0 T	0,17	0,023	757	68
33	0,18	0,026	676	75
	0,19	0,028	605	85
32	0,20	0,031	547	93
30	0,25	0,049	351	147
29	0,30	0,071	243	212
27	0,35	0,096	178	288
26	0,40	0,13	137	378
25	0,45	0,16	108	477
24	0,50 0,55	0,20 0,24	87,5	588 715
	0,60	0,24	72,3 60,7	850
22	0,65	0,23	51,7	1,0 A
	0,70	0,39	44,6	1,16 A
	0,75	0,44	38,9	1,32 A
20	0,80	0,50	34,1	1,51 A
	0,85	0,57	30,2	1,70 A
19	0,90	0,64	26,9	1,91 A
	0,95	0,71	24,3	2,12 A
18	1,00	0,78	21,9	2,36 A
	1,10	0,95	18,1	2,85 A
10	1,20	1,1	15,2	3,38 A
16	1,30	1,3	13,0	3,97 A
	1,40 1,50	1,5	11,2 9,70	4,60 A 5,30 A
14	1,60	1,8 2,0	8,54	6,0 A
17	1,70	2,3	7,57	6,7 A
13	1,80	2,6	6,76	7,6 A
- •	1,90	2,8	6,05	8,5 A
12	2,00	3,1	5,47	9,4 A
0 (-1)		v. ö.	-	

Contributor: Joakim Ögren

Source: ?

SI Prefixes

Example: 1 TW=1000 GW (W=Watt)

Symbol Prefix Factor

<u>_</u>	Zella	1021
Z E P T	Exa	1018
Ρ	peta	1015
	tera	1012
G	giga	109
M	Mega	106
K	kilo	103
h	hecto	102
da	deca	101
d	deci	10-1
С	centi	10-2
m	milli	10-3
u	micro	10-6
n	nano	10-9
0	pico	10-12
)	femto	10-15
а	atto	10-18
Z	zepto	10-21
y	yokto	10-24

Note: In the computer world things are a bit different:

Symbol Prefix Factor Factor

P	peta	250	1125899906842624
T	tera	240	1099511627776
G	giga	230	1073741824
M	Mega	220	1048576
k	kilo		1024

Contributor: Joakim Ögren, Haudy Kazemi hkazemi@geocities.com, Knut Kristan Weber kweber@ix.urz.uni-heidelberg.de

Source: Farnell Components Catalogue

Chapter 8Download Menu

The Hardware Book is available in some other formats as well. Since these are converted from HTML the result may sometimes look a little bit strange. If there is some major visual errors or if a link does not work, feel free to send an e-mail. These versions is currently to be considered as beta. And btw, if you like to see HwB in some other format, let me know.

Visit HwB at Internet http://www.blackdown.org/~hwb/hwb.html to download these versions.

(C) Joakim Ögren 1996,1997

Chapter 9

HwB-News Menu

If you would like to be informed about what's happening with the Hardware Book, the HwB-News letter may be something for you. It will contain:

- Updates of The Hardware Book
- News concerning HwB.
- Info about HwB errors/typos.
- Related WWW Links

To subscribe to the HwB-News mailinglist send a mail with the text SUBSCRIBE in the body to hwb-news-request@www.blackdown.org <hwb-news-request@www.blackdown.org>

To unsubscribe to the HwB-News mailinglist send a mail with the text UNSUBSCRIBE in the body to hwb-news-request@www.blackdown.org <hwb-news-request@www.blackdown.org>

The mailing list is not a discussion mailinglist. It only contains mail from me, Joakim Ögren.

Note: It's a low traffic mailing list. Unsubscribe whenever you want, every mail contains unsubscribe instructions.

(C) Joakim Ögren 1996,1997

Chapter 10

Wanted

Please help me make this reference guide larger. I guess there is much more to add. Don't hesitate to send some strange pinout, circuit or cable.

If you have a strange serial-port on your dish-washer, SEND it to me :-) If it does not have one you could send me a circuit on how to add a serial-port to it. :-)

I have already heard from two people that has a serial port on their dish-washers :)

I am especially searching for the following standards:

- ECB
- EIB
- IEEE1394 Firewire
- SMP16
- SA1000
- JVC bus?
- PC-Engine/TurboGrafix 16 connectors
- Qbus
- STEbus
- SBus
- MULTIBUS
- MULTIBUS II
- MTM-Bus
- GIO
- FutureBus+
- Nec PC-FX connectors
- Kenwood CD-Player RS232-port (For example DP-M7750).
- IBM PS/2 Motherboard Power connector
- Epson Sample E04974 Diskdrive with Signals+Power in the usual 34 pin connector.
- 40 pin diskdrive connector (not IDE..)
- XTA Interface

Other information of value:

- Filters

If you have any of the above listed please send an e-mail to Joakim Ögren (C) Joakim Ögren 1996,1997

Chapter 11 About Hardware Book

What about this? Your free reference guide to electronics.

The Hardware Book is a compilation of pinouts I've found from different sources. I've tried to have the same style for all pages. This makes it easier to find information for you. I am not trying to sell anything.

It has been developed on my sparetime and is made available to you for free. This also means that I can't guarantee that the presented information is correct. Use it on you own risk. I can't take the whole credit for HwB. I have since the first release received a great lot of mails with suggestions, questions and information. With the help of many contributors HwB has grown. Keep sending me mails...

This is me, Joakim Ögren:



Could it be even better? Perhaps if You help me. Please send any material you have that might be of interest for this project. Send it to qtech@mailhost.net.

I am looking for a sponsor, if you are interested please let me know and I will tell you more.

All new information since the last update is marked and updated or changed information is marked UPDATED.

I would like to thank the following people:

Niklas Edmundsson for helping me find some of the information in HwB and being a nice

friend [†]

Karl Asha for letting me use his web-server to store HwB. Tomas Ögren my brother, for comments and helping me with HwB.

Rob Gill for sending me many nice pinouts etc. Petr Krc for sending me many nice pinouts etc.

Marco Budde maintainer of the HwB Linux Debian package.



This is what I feel like doing when nothing works :-)
(C) Joakim Ögren 1996,1997

Chapter 12 Contacting the author HwB

I will not be able to answer any questions at the moment. But please send me pinouts etc.

I receive many e-mails every day. Please help me categorize the e-mails:

_

- Pinout, Connector pinouts. - Pinout, Connector pinouts.
- Circuits, Circuits for the coming Circuit-section. hwb-circuit@usa.net
- General, General info for HwB. <hwb@usa.net>

Please don't send questions like "Do you have the pinout to Xyz" or "Can you help me to repair my Xyz", please redirect these to a UseNet newsgroup instead. Try DejaNews http://www.dejanews.com

(C) Joakim Ögren 1996,1997

+4 User Port Connector	315	Atari ST Monitor Connector	173
144 pin SO DIMM Connector	260	C-bus II Connector	109
168 pin DRAM DIMM (Unbuffered) Connector	263 267	C128 Expansion Bus Connector	311 184
168 pin SDRAM DIMM (Unbuffered) Connector 3.5 mm Mono Telephone plug	280	C128 RGBI Connector C128/C64C Video Connector	185
3.5 mm Stereo Telephone plug	281	C128/C64C to CBM 1902A Monitor Cable	383
3.5" Power Connector	285	C128/C64C to SCART (S-Video) Cable	384
30 pin SIMM Connector	253	C16/+4 Expansion Bus Connector	313
3b1/7300 Video Connector	176	C16/C116/+4 Audio/Video Connector	186
5.25" Power Connector	284	C16/C116/+4 Cassette Connector	248
6.25 mm Mono Telephone plug	282	C16/C116/+4 Joystick Connector	193
6.25 mm Stereo Telephone plug	283	C64 Audio/Video Connector	182
64NET Cable	357	C64 Cartridge Expansion Connector	308
72 pin ECC SIMM Connector	256	C64 Cassette Connector	247
72 pin SIMM Connector	254	C64 Centronics Printer Cable	354
72 pin SO DIMM Connector	258	C64 Control Port Connector	192
8" Floppy Diskdrive Connector	213	C64 Power Supply Connector	331
9 to 15 pin VGA Cable	381 397	C64 RS232 User Port Connector	130
9 to 25 Serial Adapter	397 408	C64 Serial I/O Connector C64 User Port Connector	150 310
A1000 to Amiga Parallel Adapter AT Backup Battery Connector	288	C65 Video Connector	183
AT LED/Keylock Connector	289	CBM 1902A Connector	187
AT&T 53D410 Connector	178	CD32 Expansion-port Connector	95
AT&T 6300 Keyboard Connector	211	CDTV Diagnostic Slot Connector	316
AT&T 6300 Taxan Monitor Connector	179	CDTV Expansion Slot Connector	318
AT&T PC6300 Connector	180	CDTV Memory Card Connector	271
ATA (44) Internal Connector	236	CDTV Video Šlot Connector	163
ATA Internal Connector	234	CGA Connector	155
AUI Connector	295	CM-8/CoCo RGB Connector	177
AWG Table	432	Cable Menu	335
About Hardware Book	437	Cable Tutorial	337
Active Filter: Bessel 12dB Highpass	421	CardBus Connector	99
Active Filter: Bessel 12dB Lowpass	420	Centronics Connector	141
Active Filter: Bessel 18dB Highpass	423	Centronics to LapLink Adapter	398
Active Filter: Bessel 18dB Lowpass	422 425	Circuit Menu	409 410
Active Filter: Bessel 24dB Highpass Active Filter: Bessel 24dB Lowpass	423	Circuit Tutorial Cisco Console (25) Cable	360
Active Filter: Besset 24dB Lowpass Active Filter: Butterworth 12dB Highpass	415	Cisco Console (9) Cable	359
Active Filter: Butterworth 12dB Lowpass	414	Cisco Console Port Connector	132
Active Filter: Butterworth 18dB Highpass	417	CoCo Cassette Connector	249
Active Filter: Butterworth 18dB Lowpass	416	CoCo Serial Printer Connector	134
Active Filter: Butterworth 24dB Highpass	419	Commodore 1084 & 1084S (Analog) Connector	165
Active Filter: Butterworth 24dB Lowpass	418	Commodore 1084 & 1084S (Digital) Connector	166
Active Filter: Butterworth 6dB Highpass	413	Commodore 1084d & 1084dS Connector	167
Active Filter: Butterworth 6dB Lowpass	412	CompactFlash Connector	107
Active Filter: Linkwitz 24dB Highpass	427	CompactPCI (Tech) Connector	55
Active Filter: Linkwitz 24dB Lowpass	426	CompactPCI Connector	48
Adapter Menu	393	Connector Menu	2
Adapter Tutorial	394	Connector Top 10 Menu	333
Amiga 1000 RF Monitor Connector Amiga 1000 Ramex Connector	162 91	Connector Tutorial	8 262
Amiga 1200 CPU-port Connector	88	Conrad Electronics MM3610D (25) Cable Conrad Electronics MM3610D (9) Cable	362 361
Amiga 4 Joysticks Adapter	405	Conrad Electronics MM3610D Connector	135
Amiga External Diskdrive Connector	214	Contacting the author HwB	439
Amiga Mouse/Joy Connector	191	DEC DLV11-J Serial Connector	131
Amiga Video Connector	161	DEC Dual RS-232 Connector	126
Amiga Video Expansion Connector	93	DIN Audio Connector	279
Amiga to C1084 Monitor Cable	382	DIN to Mini-DIN Keyboard Adapter	400
Amiga to SCART Cable	380	Defintion: DTE & DČE	430
Amstrad CPC6128 Diskdrive 2 Connector	216	Download Menu	434
Amstrad CPC6128 Monitor Connector	171	ECP Parallel (Tech) Connector	140
Amstrad CPC6128 Plus External Diskdrive Connector		ECP Parallel Connector	139
Amstrad CPC6128 Plus Monitor Connector	172	EGA Connector	156
Amstrad CPC6128 Printer Port Connector	144	EISA (Tech) Connector	29
Amstrad CPC6128 Stereo Connector	332	EISA Connector	26
Amstrad CPC6128 Tape Connector	252 202	ESDI Cable	376 237
Amstrad Digital Joystick Connector	202 296	ESDI Connector Ethernet 10/100Base-T Connector	293
Atari 2600 Cartridge Connector Atari 2600 Joystick Connector	199	Ethernet 10/100Base-T Connector Ethernet 10/100Base-T Crossover Cable	386
Atari 5200 Cartridge Connector	297	Ethernet 10/100Base-T Crossover Cable Ethernet 10/100Base-T Straight Thru Cable	387
Atari 5200 Expansion Connector	298	Ethernet 100Base-T4 Connector	294
Atari 5200 Joystick Connector	200	Ethernet 100Base-T4 Crossover Cable	388
Atari 7800 Cartridge Connector	299	Floppy Cable	370
Atari 7800 Expansion Connector	300	GEOCable Cable	358
Atari 7800 Joystick Connector	201	GameBoy Cartridge Connector	303
Atari ACSI DMA Connector	151	GeekPort Connector	148
Atari Cartridge Port Connector	301	HwB-News Menu	435
Atari Enhanced Joystick Connector	198	IDE Cable	371
Atari Floppy Port Connector	219	IDE Internal Connector	232
Atari Jaguar A/V Connector	168	ISA (Tech) Connector	13
Atari Mouse/Joy Connector	197	ISA Connector	10

IndustrialPCI Connector	58	RS232 Connector	117
Internal Diskdrive Connector	212	RS422 Connector	128
Keyboard (5 Amiga) Connector	207	RocketPort Serial (25) Cable	349
Keyboard (5 PC) Connector	204	RocketPort Serialport Connector	133
			270
Keyboard (6 Amiga) Connector	208	S-Video Connector	278
Keyboard (6 PC) Connector	205	SCART Connector	276
Keyboard (Amiga CD32) Connector	209	SCSI Cable (Amiga/Mac)	372
Keyboard (XT) Connector	206	SCSI Cable (D-Sub to Hi D-Sub)	373
LapLink/InterLink Parallel Cable	355	SCSI External Centronics 50 (Differential) Connector	224
MDA (Hercules) Connector	158	SCSI External Centronics 50 (Single-ended) Connector	223
MIDI Cable	391	SCSI External D-Sub (Future Domain) Connector	229
			220
MIDI In Connector	329	SCSI External D-Sub (PC/Amiga/Mac) Connector	230
MIDI Out Connector	328	SCSI Information	429
MSX Cassette Connector	250	SCSI Internal (Differential) Connector	221
MSX Expansion Connector	304	SCSI Internal (Single-ended) Connector	220
MSX External Diskdrive Connector	215	SCSI-II External Hi D-Sub (Differential) Connector	227
MSX Joystick Connector	194	SCSI-II External Hi D-Sub (Single-ended) Connector	226
MSX Parallel Connector	142	SGI Mouse (Model 021-0004-002) Connector	195
	342		433
Mac to C64 Nullmodem Cable		SI Prefixes Table	
Mac to HP48 Cable	363	SNES Cartridge Connector	320
Macintosh External Drive Connector	218	SNES Video Connector	169
Macintosh Keyboard Connector	210	SSFDC Connector	113
Macintosh Modem (With DTR) Cable	347	ST506/412 Cable	374
Macintosh Modem (Without DTR) Cable	348	ST506/412 Connector	239
Macintosh Mouse Connector	196	Serial (15) Connector	125
	127		120
Macintosh RS-422 Connector		Serial (Amiga 1000) Connector	
Macintosh Serial Connector	129	Serial (Amiga) Connector	121
Macintosh Video Connector	160	Serial (MSX) Connector	122
Macintosh Video to VGA Adapter	407	Serial (PC 25) Connector	119
Mini-DIN to DIN Keyboard Adapter	399	Serial (PC 9) Connector	118
Miniature Card (Tech) Connector	76	Serial (Printer) Connector	123
Miniature Card Connector	74	Serial Port Loopback (25 CheckIt)	369
	330		367
Minuteman UPS Connector		Serial Port Loopback (25 Norton)	
Misc Menu	428	Serial Port Loopback (9 CheckIt)	368
Misc Unsupported Cables	392	Serial Port Loopback (9 Norton)	366
Mitsumi CD-ROM Connector	242	Serial Printer (25-25) Cable	353
Modem (25-25) Cable	344	Serial Printer (9-25) Cable	352
Modem (9-15) Cable	350	Serial to PS/2 Mouse Adapter	404
Modem (9-25) Cable	343	SmallPCI Connector	73
Motherboard CPU Cooling fan Connector	292	SmartCard AFNOR Connector	273
Motherboard IrDA Connector	291	SmartCard ISO 7816-2 Connector	274
Motherboard Power Connector	286	SmartCard ISO Connector	275
Mouse (PS/2) Connector	124	Sony CD-ROM Connector	246
NeoGeo Audio/Video Connector	170	Spectravideo SVI318/328 Audio/Video Connector	188
NeoGeo Joystick Connector	203	Spectravideo SVI318/328 Cassette Connector	251
NeoGeo to SCART Cable	385	Spectravideo SVI318/328 Expansion Bus Connector	325
	231	Spectravideo SVI318/328 Game Cartridge Connector	327
NuBus 90 Connector	81	Sun Video Connector	174
NuBus Connector	78	TG-16 Cartridge Connector	322
Nullmodem (25-25) Cable	341	Table Menu	431
Nullmodem (9-25) Cable	340	The Hardware Book (PDF)	1
Nullmodem (9-9) Cable	339	Turbo LED Connector	287
Nullmodem Adapter	396	Two-Wire Modem (25-25) Cable	346
PC 2 Joysticks Adapter	406	Two-Wire Modem (9-25) Cable	345
PC Card ATA Connector	103	Unibus Connector	115
PC Card Connector	101	Universal Serial Bus (USB) (Tech) Connector	146
			145
PC Gameport MIDI Compactor	189	Universal Serial Bus (USB) Connector	145
PC Gameport+MIDI Connector	190	VESA Feature Connector	159
PC Speaker Connector	290	VESA LocalBus (VLB) (Tech) Connector	45
PC-Engine Cartridge Connector	319	VESA LocalBus (VLB) Connector	42
PC/104 Connector	114	VGA (15) Connector	153
PCI (Tech) Connector	37	VGA (9) Connector	154
PCI Connector	33	VGA (VESA DDC) Connector	152
PCMCIA Connector	105	Vic 20 Memory Expansion Connector	306
PGA Connector	157	Vic 20 Video Connector	181
PS/2 Keyboard (Gateway) Y Adapter	401	Video to TV SCART Cable	379
PS/2 Keyboard (IBM Thinkpad) Y Adapter	402	Wanted	436
PS/2 to Serial Mouse Adapter	403	X1541 Cable	390
Panasonic CD-ROM Connector	244	ZX Spectrum 128 RGB Connector	175
ParNet Parallel Cable	356	ZX Spectrum AY-3-8912 Connector	323
ParaLoad Cable	389	ZX Spectrum ULA Connector	324
Parallel (Amiga 1000) Connector	138	Zorro II Connector	84
Parallel (Amiga) Connector	137	Zorro II/III Connector	86
Parallel (Olivetti M10) Connector	143		
Parallel (PC) Connector	136		
Parallel Port Loopback (CheckIt)	365		
Parallel Port Loopback (Norton)	364		
Paravision SX-1 External IDE Connector	241		
Paravision SX1 to IDE Cable	378		
PlayStation A/V Connector	164		
Printer Cable	351		
	551		